64-stage static shift register

DESCRIPTION The HEF4031B is an edge-triggered 64-stage static shift register with two serial data inputs (DA, DB), a data select input A/B, a clock input (CP), a buffered clock output (CO), and buffered outputs from the 64th bit position (O63, O63). The output O63 is capable of driving one TTL lo

64-stage static shift register

DESCRIPTION The HEF4031B is an edge-triggered 64-stage static shift register with two serial data inputs (DA, DB), a data select input A/B, a clock input (CP), a buffered clock output (CO), and buffered outputs from the 64th bit position (O63, O63). The output O63 is capable of driving one TTL lo

64-stage static shift register

DESCRIPTION The HEF4031B is an edge-triggered 64-stage static shift register with two serial data inputs (DA, DB), a data select input A/B, a clock input (CP), a buffered clock output (CO), and buffered outputs from the 64th bit position (O63, O63). The output O63 is capable of driving one TTL lo

64-stage static shift register

DESCRIPTION The HEF4031B is an edge-triggered 64-stage static shift register with two serial data inputs (DA, DB), a data select input A/B, a clock input (CP), a buffered clock output (CO), and buffered outputs from the 64th bit position (O63, O63). The output O63 is capable of driving one TTL lo

64-stage static shift register

DESCRIPTION The HEF4031B is an edge-triggered 64-stage static shift register with two serial data inputs (DA, DB), a data select input A/B, a clock input (CP), a buffered clock output (CO), and buffered outputs from the 64th bit position (O63, O63). The output O63 is capable of driving one TTL lo

64-stage static shift register

DESCRIPTION The HEF4031B is an edge-triggered 64-stage static shift register with two serial data inputs (DA, DB), a data select input A/B, a clock input (CP), a buffered clock output (CO), and buffered outputs from the 64th bit position (O63, O63). The output O63 is capable of driving one TTL lo

64-stage static shift register

DESCRIPTION The HEF4031B is an edge-triggered 64-stage static shift register with two serial data inputs (DA, DB), a data select input A/B, a clock input (CP), a buffered clock output (CO), and buffered outputs from the 64th bit position (O63, O63). The output O63 is capable of driving one TTL lo

CONNECTORIZED PHASE SHIFTERS

DESCRIPTION Digital phase shifters optimized for low loss and/or high power. Each one features a unique capability which allows it to be used in either the transmit or receive path. Hermetic, military/industrial design. ADDITIONAL FEATURES (#4031) ■ Low loss: 1.7 dB ■ RF power: 50 dBm CONNECT

VDSL FILTER SOLUTIONS

BROADBAND ACCESS: xDSL, HPN, CMCs Broadband has come a long way in the past few years. Pulse continues to lead the way with a broad range of components that enable twisted-pair copper, fiber and coaxial cable to deliver high-speed services to homes and businesses. Pulse components are also us

Heyco-Flex™ VI Liquid Tight Conduit Fittings

文件：156.61 Kbytes Page：1 Pages

Swivel lever valve

文件：85.44 Kbytes Page：1 Pages

Using the STM32F2 and STM32F4 DMA controller

文件：1.43548 Mbytes Page：36 Pages

64-STAGE STATIC SHIFT REGISTER