General-Purpose Logics-HD/RD74HC Series

Octal Bus Transceivers (with 3-state outputs)

Description Each device has an active enable G and a direction control input, DIR. When DIR is high, data flows from the A inputs to the B outputs. When DIR is low, data flows from the B inputs to the A outputs. The HD74HC640 transfers inverted data from one bus to other and the HD74HC643 transfe

Octal bus transceiver; 3-state; inverting

GENERAL DESCRIPTION The 74HC/HCT640 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT640 are octal transceivers featuring inverting 3-state bus compatible outputs in both send

Octal bus transceiver; 3-state; inverting

GENERAL DESCRIPTION The 74HC/HCT640 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT640 are octal transceivers featuring inverting 3-state bus compatible outputs in both send

Octal bus transceiver; 3-state; inverting

GENERAL DESCRIPTION The 74HC/HCT640 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT640 are octal transceivers featuring inverting 3-state bus compatible outputs in both send

Octal bus transceiver; 3-state; inverting

GENERAL DESCRIPTION The 74HC/HCT640 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT640 are octal transceivers featuring inverting 3-state bus compatible outputs in both send

OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

文件：105.91 Kbytes Page：7 Pages