Dual 4-bit Binary Counters

Description The HD74HC393 contain two 4-bit ripple carry binary counters, which can be cascaded to create a single divide-by-256 counter. The HD74HC393 is incremented on the high to low transition (negative edge) of the clock input, and each has an independent clear input. when clear is set high

Dual 4-bit Binary Counters

Description The HD74HC393 contain two 4-bit ripple carry binary counters, which can be cascaded to create a single divide-by-256 counter. The HD74HC393 is incremented on the high to low transition (negative edge) of the clock input, and each has an independent clear input. When clear is set

Dual 4-bit Binary Counters

Dual 4-bit Binary Counters

Dual 4-bit Binary Counters

Description The HD74HC393 contain two 4-bit ripple carry binary counters, which can be cascaded to create a single divide-by-256 counter. The HD74HC393 is incremented on the high to low transition (negative edge) of the clock input, and each has an independent clear input. When clear is set

Dual 4-bit Binary Counters

Description The HD74HC393 contain two 4-bit ripple carry binary counters, which can be cascaded to create a single divide-by-256 counter. The HD74HC393 is incremented on the high to low transition (negative edge) of the clock input, and each has an independent clear input. When clear is set

Dual 4-bit Binary Counters

文件：109.98 Kbytes Page：9 Pages

Dual 4-bit Binary Counters

文件：109.98 Kbytes Page：9 Pages

General-Purpose Logics-HD/RD74HC Series

Dual 4-bit Binary Counters

文件：109.98 Kbytes Page：9 Pages

DUAL 4-BIT BINARY RIPPLE COUNTER

Dual 4-bit binary ripple counter

1. General description The 74HC393; 74HCT393 is a dual 4-stage binary ripple counter. Each counter features a clock input (nCP), an overriding asynchronous master reset input (nMR) and 4 buffered parallel outputs (nQ0 to nQ3). The counter advances on the HIGH-to-LOW transition of nCP. A HIGH on

Dual 4-bit binary ripple counter

GENERAL DESCRIPTION The 74HC/HCT393 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT393 are 4-bit binary ripple counters with separate clocks (1CP and 2 CP) and master reset (

Dual 4-bit binary ripple counter

High Speed CMOS Logic

文件：456.32 Kbytes Page：6 Pages