Synchronous Up/Down Decade Counter (Dual Clock Lines)

Description The HD74HC192 is a decade counter, and the HD74HC193 is a binary counter. Both counters have two separate clock inputs, an up count input and a down count input. All outputs of the flip-flops are simultaneously triggered on the low to high transition of either clock while the other in

Presettable synchronous BCD decade up/down counter

GENERAL DESCRIPTION The 74HC/HCT192 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Synchronous reversible counting • Asynchronous parallel load • Asynchronous r

Presettable BCD/Decade UP/DOWN Counter

Presettable BCD/Decade UP/DOWN Counter High-Performance Silicon-Gate CMOS The SL74HC192 is identical in pinout to the LS/ALS192. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs. • Outputs Directly Interface to C

Presettable BCD/Decade UP/DOWN Counter

Presettable BCD/Decade UP/DOWN Counter High-Performance Silicon-Gate CMOS The SL74HC192 is identical in pinout to the LS/ALS192. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs. • Outputs Directly Interface to C

Presettable BCD/Decade UP/DOWN Counter

Presettable BCD/Decade UP/DOWN Counter High-Performance Silicon-Gate CMOS The SL74HC192 is identical in pinout to the LS/ALS192. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs. • Outputs Directly Interface to C

High Speed CMOS Logic Presettable Synchronous 4-Bit Up/Down Counters

文件：67.13 Kbytes Page：11 Pages