These devices each consist of four 2-input digital multiplexers with common select and strobe inputs

Description These devices each consist of four 2-input digital multiplexers with common select and strobe inputs. On the HD74HC157, when the strobe input is at logical “L” the four outputs assume the values as selected from the inputs. When the strobe input is at a logical “H” the outputs assume

Quad. 2-to-1-line Data Selectors/Multiplexers (with noninverted outputs)

Description These devices each consist of four 2-input digital multiplexers with common select and strobe inputs. On the HD74HC157, when the strobe input is at logical “L” the four outputs assume the values as selected from the inputs. When the strobe input is at a logical “H” the outputs assume

Quad 2-input multiplexer; inverting

GENERAL DESCRIPTION The 74HC/HCT158 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Inverting data path • Output capability: standard • ICC category: MSI

Quad 2-input multiplexer; inverting

GENERAL DESCRIPTION The 74HC/HCT158 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Inverting data path • Output capability: standard • ICC category: MSI

Quad 2-input multiplexer; inverting

GENERAL DESCRIPTION The 74HC/HCT158 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Inverting data path • Output capability: standard • ICC category: MSI

HC158 QUAD 2 CHANNEL MULTIPLEXER INV. HC157 QUAD 2 CHANNEL MULTIPLEXER

DESCRIPTION The M54/74HC157 and the M54/74HC158 are high speed CMOS QUAD 2-CHANNEL MULTIPLEXER’s fabricated with silicon gate C2MOS technology. They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. ■ HIGH SPEED tPD = 10 ns (TYP.)

High Speed CMOS Logic Quad 2-Input Multiplexers

文件：39.8 Kbytes Page：8 Pages