3-to-8-line Decoder/Demultiplexer

Description The HD74HC138 has 3 binary select inputs (A, B and C). If the device is enabled these inputs determine which one of the eight normally high outputs will go low. Two active low and one active high enables (G1, G2A and G2B) are provided to ease the cascading of decoders. Features • Hi

3-to-8-line Decoder/Demultiplexer

Description The HD74HC138 has 3 binary select inputs (A, B and C). If the device is enabled these inputs determine which one of the eight normally high outputs will go low. Two active low and one active high enables (G1, G2A and G2B) are provided to ease the cascading of decoders. Features • Hi

3-to-8-line Decoder/Demultiplexer

Standard IC>General-Purpose Logics>HD74HC Series

3-to-8-line Decoder/Demultiplexer with Address Latch

文件：140.16 Kbytes Page：10 Pages

3-to-8-line Decoder/Demultiplexer with Address Latch

文件：140.16 Kbytes Page：10 Pages

3-to-8-line Decoder/Demultiplexer with Address Latch

文件：140.16 Kbytes Page：10 Pages

General-Purpose Logics-HD/RD74HC Series

3-to-8-line Decoder/Demultiplexer with Address Latch

文件：140.16 Kbytes Page：10 Pages

3-to-8-line Decoder/Demultiplexer with Address Latch

文件：140.16 Kbytes Page：10 Pages

3 TO 8 LINE DECODER DEMULTIPLEXER

Description The 74HC138 is a high speed CMOS device. The device accepts a three bit binary weighted address on input pins A0, A1 and A2 and when enabled will produce one active low output with the remaing seven being high. There are two active LOW enable inputs E1 and E2, and one active HIGH en

3-to-8 line decoder/demultiplexer inverting

3-to-8 line decoder/demultiplexer; inverting

GENERAL DESCRIPTION The 74HC/HCT138 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Demultiplexing capability • Multiple input enable for easy expansion • Ideal for memory

3-to-8 Line Decoder/Demultiplexer; Inverting

文件：229.08 Kbytes Page：5 Pages

1?뭥f?? Decoder/ Demultiplexer High?뭁erformance Silicon?묰ate CMOS

文件：140.61 Kbytes Page：9 Pages