QUAD 2 INPUT NAND SCHMITT TRIGGER

DESCRIPTION The HCF4093B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages. The HCF4093B type consists of four schmitt trigger circuits. Each circuit functions as a two input NAND gate with schmitt trigger action on both inpu

Quad 2-input NAND Schmitt trigger

Features • Schmitt trigger action on each input with no external components • Hysteresis voltage typically 0.9 V at VDD = 5 V and 2.3 V at VDD =10 V • Noise immunity greater than 50 % of VDD ( typ.) • No limit on input rise and fall times • Quiescent current specified up to 20 V • Sta

封装/外壳：14-SOIC（0.154"，3.90mm 宽） 包装：卷带（TR）剪切带（CT） 描述：IC GATE NAND SCHMIT 4CH 2IN 14SO 集成电路（IC） 门和反相器

QUAD 2-input NAND Schmidt trigger

文件：185.03 Kbytes Page：13 Pages

Appliance Outlet F-Horizontal, Snap-in Mounting, Front Side, Solder or Quick-connect Terminal

Description - Panel Mount: Snap-in version, from front side - Connector, Pin temperature 70 °C, protection class I or II - Solder terminals or quick connect terminals

Quadruple 2-input NAND Schmitt trigger

DESCRIPTION The HEF4093B consists of four Schmitt-trigger circuits. Each circuit functions as a two-input NAND gate with Schmitt-trigger action on both inputs. The gate switches at different points for positive and negative-going signals. The difference between the positive voltage (VP) and the n

Quad 2-input NAND Schmitt trigger

Description BU4001B series ICs are 2-input positive logic NOR gates, each with four built-in circuits. A buffer achieved by an inverter added at the gate output improves the input / output propagation characteristics and minimizes variation in the propagation time caused by an increase in the loa

Quad 2-input NAND Schmitt trigger

Description BU4001B series ICs are 2-input positive logic NOR gates, each with four built-in circuits. A buffer achieved by an inverter added at the gate output improves the input / output propagation characteristics and minimizes variation in the propagation time caused by an increase in the loa

High Voltage CMOS Logic ICs >Gate>

文件：516.74 Kbytes Page：22 Pages