3.3V LVDS 4-Bit Flow-Through High Speed Differential Receiver

General Description This quad receiver is designed for high speed interconnect utilizing Low Voltage Differential Signaling (LVDS) technology. The receiver translates LVDS levels, with a typical differential input threshold of 100mV, to LVTTL signal levels. LVDS provides low EMI at ultra low po

3.3V LVDS 4-Bit Flow-Through High Speed Differential Receiver

General Description This quad receiver is designed for high speed interconnect utilizing Low Voltage Differential Signaling (LVDS) technology. The receiver translates LVDS levels, with a typical differential input threshold of 100mV, to LVTTL signal levels. LVDS provides low EMI at ultra low po

3.3V LVDS 4-Bit Flow-Through High Speed Differential Receiver

General Description This quad receiver is designed for high speed interconnect utilizing Low Voltage Differential Signaling (LVDS) technology. The receiver translates LVDS levels, with a typical differential input threshold of 100mV, to LVTTL signal levels. LVDS provides low EMI at ultra low po

3.3V LVDS 4-Bit Flow-Through High Speed Differential Receiver

文件：342.48 Kbytes Page：8 Pages

3.3V LVDS 4 位通流高速差分接收器

3.3V LVDS 4-Bit Flow-Through High Speed Differential Receiver

General Description This quad receiver is designed for high speed interconnect utilizing Low Voltage Differential Signaling (LVDS) technology. The receiver translates LVDS levels, with a typical differential input threshold of 100mV, to LVTTL signal levels. LVDS provides low EMI at ultra low po

3.3V LVDS 4-Bit Flow-Through High Speed Differential Receiver

General Description This quad receiver is designed for high speed interconnect utilizing Low Voltage Differential Signaling (LVDS) technology. The receiver translates LVDS levels, with a typical differential input threshold of 100mV, to LVTTL signal levels. LVDS provides low EMI at ultra low po

3.3V LVDS 4-Bit Flow-Through High Speed Differential Receiver

文件：342.48 Kbytes Page：8 Pages

3.3V LVDS 4-Bit Flow-Through High Speed Differential Receiver

文件：342.48 Kbytes Page：8 Pages

封装/外壳：16-TSSOP（0.173"，4.40mm 宽） 包装：管件 描述：IC RECEIVER 0/4 16TSSOP 集成电路（IC） 驱动器，接收器，收发器

封装/外壳：16-SOIC（0.154"，3.90mm 宽） 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC RECEIVER 0/4 16SOIC 集成电路（IC） 驱动器，接收器，收发器

UHF power LDMOS transistor

DESCRIPTION Silicon N-channel enhancement mode lateral D-MOS transistor encapsulated in a 2-lead flange package (SOT502A) with a ceramic cap. The common source is connected to the mounting flange. FEATURES • High power gain • Easy power control • Excellent ruggedness • Source on underside el

NPN SILICON PLANAR MEDIUM POWER HIGH GAIN TRANSISTOR

FEATURES * VCEO = 17.5V * 5 Amp Continuous Current * 20 Amp Pulse Current * Low Saturation Voltage * High Gain * Extremely Low Equivalent On-resistance; RCE(sat) = 50mΩ at 5A

DUAL NPN MEDIUM POWER HIGH GAIN TRANSISTORS

Summary BVCEO > 17.5V IC(cont) = 5A VCE(sat) Description Advanced process capability has been used to achieve this high performance device. Combining two NPN transistors in the SM-8 package provides a compact solution for the intended applications. Features • Dual NPN device

NPN SILICON PLANAR MEDIUM POWER HIGH GAIN TRANSISTOR

FEATURES * VCEV=50V * Very Low Saturation Voltages * High Gain * 20 Amps pulse current APPLICATIONS * LCD Backlight Convertors * Emergency Lighting * DC-DC Convertors