Programmable Logic Device Family

General Description The MAX 7000 family of high-density, high-performance PLDs is based on Altera’s second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counte

Programmable Logic Device Family

General Description The MAX 7000 family of high-density, high-performance PLDs is based on Altera’s second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counte

Programmable Logic Device Family

General Description The MAX 7000 family of high-density, high-performance PLDs is based on Altera’s second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counte

Programmable Logic Device Family

General Description The MAX 7000 family of high-density, high-performance PLDs is based on Altera’s second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counte

High-performance, EEPROM-based programmable logic devices PLDs) based on second-generation MAX architecture

General Description The MAX 7000 family of high-density, high-performance PLDs is based on Altera’s second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counte

Programmable Logic Device Family

Features ■ High-performance, EEPROM-based programmable logic devices (PLDs) based on second-generation MAX® architecture ■ 5.0-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available in MAX 7000S devices – ISP circuitry compa

Programmable Logic Device Family

General Description The MAX 7000 family of high-density, high-performance PLDs is based on Altera’s second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counte

Programmable Logic Device Family

General Description The MAX 7000 family of high-density, high-performance PLDs is based on Altera’s second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counte

封装/外壳：100-BQFP 包装：托盘 描述：IC CPLD 128MC 10NS 100QFP 集成电路（IC） CPLD（复杂可编程逻辑器件）

封装/外壳：100-BQFP 包装：托盘 描述：IC CPLD 128MC 10NS 100QFP 集成电路（IC） CPLD（复杂可编程逻辑器件）

Programmable Logic Device Family

可编程逻辑器件(CPLD/FPGA)

Channel style heat sink with folded back fins

Channel style heat sink with folded back fins for increased cooling surface area. Available with tin plated solderable tabs for easy attachment to the printed circuit card.

How to Use This Catalog

文件：8.73467 Mbytes Page：116 Pages

ADS7138-Q1 Small, 8-Channel, 12-Bit ADC With I2C Interface, GPIOs, and CRC

文件：1.031369 Mbytes Page：81 Pages

Small, 8-Channel, 12-Bit ADC With I2C Interface, GPIOs, and CRC

文件：708.75 Kbytes Page：75 Pages

Small, 8-Channel, 12-Bit ADC With I2C Interface, GPIOs, and CRC

文件：816.96 Kbytes Page：79 Pages