位置：首页 > IC中文资料第449页 > EP1C4
EP1C4价格
参考价格：￥259.9062
型号：EP1C4F324C6 品牌：Altera 备注：这里有EP1C4多少钱，2025年最近7天走势，今日出价，今日竞价，EP1C4批发/采购报价，EP1C4行情走势销售排行榜，EP1C4报价。| 型号 | 功能描述 | 生产厂家 企业 | LOGO | 操作 |
|---|---|---|---|---|
EP1C4 | Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 |   | |
EP1C4 | 1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet The Altera enhanced configuration device is a single-device, high-speed, advanced configuration solution for very high-density FPGAs. The core of an enhanced configuration device is divided into two major blocks, a configuration controller and a flash memory. The flash memory is used to store conf | Altera 阿尔特 | | |
EP1C4 | Cyclone FPGA Family 文件：1.14233 Mbytes Page：94 Pages | Altera 阿尔特 | | |
EP1C4 | Package Information Datasheet for Mature Altera Devices 文件：2.063429 Mbytes Page：182 Pages | Altera 阿尔特 | | |
EP1C4 | This datasheet describes enhanced configuration (EPC) devices 文件：621.91 Kbytes Page：36 Pages | Altera 阿尔特 | | |
EP1C4 | Package Information Datasheet for Mature Altera Devices 文件：2.06334 Mbytes Page：182 Pages | Altera 阿尔特 | | |
EP1C4 | Enhanced Configuration (EPC) Devices Datasheet 文件：633.77 Kbytes Page：36 Pages | Altera 阿尔特 | | |
EP1C4 | Cyclone Device Handbook, Volume 1 文件：5.60108 Mbytes Page：385 Pages | ETCList of Unclassifed Manufacturers 未分类制造商 | | |
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Section I. Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Section I. Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Section I. Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Section I. Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Section I. Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Section I. Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | | ||
Cyclone FPGA Family Data Sheet Introduction The Cyclone® field programmable gate array family is based on a 1.5-V, 0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate (DDR) | Altera 阿尔特 | |
EP1C4产品属性
- 类型
描述
- 型号
EP1C4
- 功能描述
FPGA - 现场可编程门阵列 FPGA - Cyclone I 400 LABs 249 IOs
- RoHS
否
- 制造商
Altera Corporation
- 系列
Cyclone V E
- 逻辑块数量
943 内嵌式块RAM -
- EBR
1956 kbit
- 输入/输出端数量
128
- 最大工作频率
800 MHz
- 工作电源电压
1.1 V
- 最大工作温度
+ 70 C
- 安装风格
SMD/SMT
- 封装/箱体
FBGA-256
| IC供应商 | 芯片型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
ALTERA/阿尔特拉 |
25+ |
BGA |
996880 |
只做原装,欢迎来电资询 |
|||
ALTERA(阿尔特拉) |
24+ |
标准封装 |
8163 |
我们只是原厂的搬运工 |
|||
ALTERA |
22+ |
BGA |
2000 |
进口原装!现货库存 |
|||
ALTERA |
19+ |
BGA400 |
9000 |
||||
ALTERA |
23+ |
BGA |
10000 |
正规渠道,只有原装! |
|||
ALTERA/INTEL |
2021 |
BGA |
1000 |
全新、原装 |
|||
ALTERA |
25+ |
BGA |
86910 |
全新原装进口现货价格优惠 本公司承诺原装正品假一赔 |
|||
ALTERA |
23+ |
BGA |
5000 |
原装正品,假一罚十 |
|||
ALTERA |
24+ |
BGA |
8000 |
只做自己库存,全新原装进口正品假一赔百,可开13%增 |
|||
ALTERA |
16+ |
QFP |
4000 |
进口原装现货/价格优势! |
EP1C4规格书下载地址
EP1C4参数引脚图相关
- fpga开发板
- FPC连接器
- fp6290
- foxconn
- fml22s
- flotherm
- finder继电器
- fc114
- fangtek
- f83
- f411
- f4031
- f338
- F330
- f133
- f1212
- ex128
- et600
- ESD
- ep9315
- EP2015C
- EP2013
- EP2012
- EP201
- EP2000
- EP20_1
- EP1S80
- EP1S60
- EP1S40
- EP1S30
- EP1S25
- EP1S20
- EP1S10
- EP1M350
- EP1M120
- EP1K50
- EP1K30
- EP1K100
- EP1K10
- EP1C6T144C6N
- EP1C6Q240I7N
- EP1C6Q240I7
- EP1C6Q240C8N
- EP1C6Q240C8
- EP1C6Q240C7N
- EP1C6Q240C6N
- EP1C6F256I7N
- EP1C6F256C8N
- EP1C6F256C8
- EP1C6F256C7N
- EP1C6F256C6N
- EP1C6
- EP1C4F400C8N
- EP1C4F400C6N
- EP1C4F400C6
- EP1C4F324C8N
- EP1C4F324C8
- EP1C4F324C7
- EP1C4F324C6N
- EP1C4F324C6
- EP1C3T144I7N
- EP1C3T144C8N
- EP1C3T144C8
- EP1C3T144C7N
- EP1C3T144C7
- EP1C3T144C6N
- EP1C3T100I7N
- EP1C3T100I7
- EP1C3T100C8N
- EP1C3T100C8
- EP1C3T100C7N
- EP1C3T100C7
- EP1C3T100C6N
- EP1C3
- EP1C20F400I7N
- EP1C20F400I7
- EP1C20F400C8N
- EP1C20F400C7
- EP1C20F400C6N
- EP1C20F400C6
- EP1C20F324C8N
- EP1C20F
- EP1C20
- EP1C12
- EP1AGX
- EP19842
- EP19841
- EP19840
- EP19839
- EP19838
- EP19836
- EP19835
- EP19834
- EP19833
- EP19831
- EP19830
- EP19829
- EP19828
- EP19827
- EP19826
EP1C4数据表相关新闻
EP1C20F324C8N
EP1C20F324C8N芯片是一款高性能、低功耗的可编程FPGA芯片，具有丰富的可编程逻辑资源、高速计算能力、通信接口和内部存储资源。它适用于各种需要定制化和高性能计算的应用场景，如数字逻辑设计、信号处理、通信系统等。
2023-6-21EP1C6F256I7
Cyclone? Field Programmable Gate Array (FPGA) IC 185 92160 5980 256-BGA
DdatasheetPDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107
