10 bits LVDS Receiver

The EP104 supports single link transmission between the host and the flat panel display up to SXGA+ resolution. The EP104 converts the LVDS differential inputs into 35-bits control and data outputs. Also,the output data can be aligned to the rising or the falling edge of the output clock.

HIGH EFFICIENCY RECTIFIERS(1.0A,50-400V)

Switchmode Power Rectifiers HIGH EFFICIENCY RECTIFIERS 1.0 AMPERES 50 -- 400 VOLTS

SCHOTTKY BARRIER RECTIFIERS(1.0A,20-60V)

HIGH FREQUENCY NPN TRANSISTOR ARRAY

DESCRIPTION AND APPLICATIONS The µPA104 is a user-configurable, Si bipolar transistor array for formation of high speed OR/NOR gates. Its internal transistor configuration and external connection options allow the user considerable flexibility in its application. Its high gain bandwidth product (

HIGH FREQUENCY NPN TRANSISTOR ARRAY

DESCRIPTION AND APPLICATIONS The µPA104 is a user-configurable, Si bipolar transistor array for formation of high speed OR/NOR gates. Its internal transistor configuration and external connection options allow the user considerable flexibility in its application. Its high gain bandwidth product (

Negative Regulator

文件：161.59 Kbytes Page：6 Pages