4-Mbit (128K x 36) Flow-through SRAM with NoBL??Architecture

Functional Description[1] The CY7C1351G is a 3.3V, 128K x 36 Synchronous Flow-through Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1351G is equipped with the advanced No Bus Latency™ (NoBL™) logic requi

4-Mbit (128 K 횞 36) Flow-Through SRAM with NoBL??Architecture

文件：550.32 Kbytes Page：20 Pages

4-Mbit (128 K x 36) Flow-Through SRAM with NoBL??Architecture

文件：567.3 Kbytes Page：21 Pages

封装/外壳：100-LQFP 包装：卷带（TR）剪切带（CT） 描述：IC SRAM 4.5MBIT PARALLEL 100TQFP 集成电路（IC） 存储器

封装/外壳：100-LQFP 包装：托盘 描述：IC SRAM 4.5MBIT PARALLEL 100TQFP 集成电路（IC） 存储器

同步 SRAM

4-Mbit (128K x 36) Flow-through SRAM with NoBL??Architecture

Functional Description[1] The CY7C1351G is a 3.3V, 128K x 36 Synchronous Flow-through Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1351G is equipped with the advanced No Bus Latency™ (NoBL™) logic requi

4-Mbit (128K x 36) Flow-through SRAM with NoBL??Architecture

Functional Description[1] The CY7C1351G is a 3.3V, 128K x 36 Synchronous Flow-through Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1351G is equipped with the advanced No Bus Latency™ (NoBL™) logic requi