18-Mbit QDR짰 II SRAM Two-Word Burst Architecture

Functional Description The CY7C1312KV18, CY7C1314KV18, and CY7C1910KV18 are 1.8 V Synchronous Pipelined SRAMs, equipped with QDR II architecture. QDR II architecture consists of two separate ports: the read port and the write port to access the memory array. The read port has dedicated data outpu

封装/外壳：165-LBGA 包装：托盘 描述：IC SRAM 18MBIT PARALLEL 165FBGA 集成电路（IC） 存储器