丝印代码：CK081；CDCVF25081 3.3-V Phased-Lock Loop Clock Driver

1 Features • Phase-locked loop based, zero-delay buffer – 1 clock input to 2 banks of 4 outputs – No external RC network required • Supply voltage: 3 V to 3.6 V • Operating frequency: 8 MHz to 200 MHz • Low additive jitter (cycle-cycle): ±100 ps for 66 MHz to 200 MHz • Power-down mode avai

丝印代码：CK081；CDCVF25081 3.3-V Phased-Lock Loop Clock Driver

1 Features • Phase-locked loop based, zero-delay buffer – 1 clock input to 2 banks of 4 outputs – No external RC network required • Supply voltage: 3 V to 3.6 V • Operating frequency: 8 MHz to 200 MHz • Low additive jitter (cycle-cycle): ±100 ps for 66 MHz to 200 MHz • Power-down mode avai

丝印代码：CK081；CDCVF25081 3.3-V Phased-Lock Loop Clock Driver

1 Features • Phase-locked loop based, zero-delay buffer – 1 clock input to 2 banks of 4 outputs – No external RC network required • Supply voltage: 3 V to 3.6 V • Operating frequency: 8 MHz to 200 MHz • Low additive jitter (cycle-cycle): ±100 ps for 66 MHz to 200 MHz • Power-down mode avai

丝印代码：CK081；CDCVF25081 3.3-V Phased-Lock Loop Clock Driver

1 Features • Phase-locked loop based, zero-delay buffer – 1 clock input to 2 banks of 4 outputs – No external RC network required • Supply voltage: 3 V to 3.6 V • Operating frequency: 8 MHz to 200 MHz • Low additive jitter (cycle-cycle): ±100 ps for 66 MHz to 200 MHz • Power-down mode avai

丝印代码：CK081；CDCVF25081 3.3-V Phased-Lock Loop Clock Driver

1 Features • Phase-locked loop based, zero-delay buffer – 1 clock input to 2 banks of 4 outputs – No external RC network required • Supply voltage: 3 V to 3.6 V • Operating frequency: 8 MHz to 200 MHz • Low additive jitter (cycle-cycle): ±100 ps for 66 MHz to 200 MHz • Power-down mode avai

丝印代码：CK081；CDCVF25081 3.3-V Phased-Lock Loop Clock Driver

1 Features • Phase-locked loop based, zero-delay buffer – 1 clock input to 2 banks of 4 outputs – No external RC network required • Supply voltage: 3 V to 3.6 V • Operating frequency: 8 MHz to 200 MHz • Low additive jitter (cycle-cycle): ±100 ps for 66 MHz to 200 MHz • Power-down mode avai

ADSL LINE TRANSFORMER THROUGH HOLE MAGNETICS

文件：445.25 Kbytes Page：1 Pages

ADSL LINE TRANSFORMER SURFACE MOUNT MAGNETICS

文件：430.65 Kbytes Page：1 Pages

Liquid Crystal Displays

文件：396.67 Kbytes Page：4 Pages

Liquid Crystal Displays

文件：396.67 Kbytes Page：4 Pages

Liquid Crystal Displays

文件：396.67 Kbytes Page：4 Pages