IC CLOCK DISTRIBUTION

Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

General Description This device contains two independent positive-edge-triggered D-type flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly

Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

General Description This device contains two independent positive-edge-triggered D-type flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly

Optimized for fast-switching applications

文件：333.13 Kbytes Page：6 Pages

Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

文件：358.33 Kbytes Page：8 Pages

Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

文件：121.73 Kbytes Page：6 Pages