CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

1 Features • 20 LP-HCSL outputs with integrated 85-Ω output terminations • 8 hardware output enable (OE#) controls • Additive phase jitter after DB2000QL filter:

CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

1 Features • 20 LP-HCSL outputs with integrated 85-Ω output terminations • 8 hardware output enable (OE#) controls • Additive phase jitter after DB2000QL filter:

CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

1 Features • 20 LP-HCSL outputs with integrated 85-Ω output terminations • 8 hardware output enable (OE#) controls • Additive phase jitter after DB2000QL filter:

符合 DB2000QL 标准、适用于第 1 代到第 5 代 PCIe® 的 20 路输出时钟缓冲器

CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

文件：556.83 Kbytes Page：33 Pages

CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

1 Features • 20 LP-HCSL outputs with integrated 85-Ω output terminations • 8 hardware output enable (OE#) controls • Additive phase jitter after DB2000QL filter:

CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

1 Features • 20 LP-HCSL outputs with integrated 85-Ω output terminations • 8 hardware output enable (OE#) controls • Additive phase jitter after DB2000QL filter:

CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

1 Features • 20 LP-HCSL outputs with integrated 85-Ω output terminations • 8 hardware output enable (OE#) controls • Additive phase jitter after DB2000QL filter:

CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

1 Features • 20 LP-HCSL outputs with integrated 85-Ω output terminations • 8 hardware output enable (OE#) controls • Additive phase jitter after DB2000QL filter:

CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

1 Features • 20 LP-HCSL outputs with integrated 85-Ω output terminations • 8 hardware output enable (OE#) controls • Additive phase jitter after DB2000QL filter:

CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

1 Features • 20 LP-HCSL outputs with integrated 85-Ω output terminations • 8 hardware output enable (OE#) controls • Additive phase jitter after DB2000QL filter:

CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

1 Features • 20 LP-HCSL outputs with integrated 85-Ω output terminations • 8 hardware output enable (OE#) controls • Additive phase jitter after DB2000QL filter:

CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

1 Features • 20 LP-HCSL outputs with integrated 85-Ω output terminations • 8 hardware output enable (OE#) controls • Additive phase jitter after DB2000QL filter:

CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

1 Features • 20 LP-HCSL outputs with integrated 85-Ω output terminations • 8 hardware output enable (OE#) controls • Additive phase jitter after DB2000QL filter:

CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

1 Features • 20 LP-HCSL outputs with integrated 85-Ω output terminations • 8 hardware output enable (OE#) controls • Additive phase jitter after DB2000QL filter:

CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

1 Features • 20 LP-HCSL outputs with integrated 85-Ω output terminations • 8 hardware output enable (OE#) controls • Additive phase jitter after DB2000QL filter:

CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

1 Features • 20 LP-HCSL outputs with integrated 85-Ω output terminations • 8 hardware output enable (OE#) controls • Additive phase jitter after DB2000QL filter:

CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

1 Features • 20 LP-HCSL outputs with integrated 85-Ω output terminations • 8 hardware output enable (OE#) controls • Additive phase jitter after DB2000QL filter:

CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

1 Features • 20 LP-HCSL outputs with integrated 85-Ω output terminations • 8 hardware output enable (OE#) controls • Additive phase jitter after DB2000QL filter:

CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

1 Features • 20 LP-HCSL outputs with integrated 85-Ω output terminations • 8 hardware output enable (OE#) controls • Additive phase jitter after DB2000QL filter:

CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

1 Features • 20 LP-HCSL outputs with integrated 85-Ω output terminations • 8 hardware output enable (OE#) controls • Additive phase jitter after DB2000QL filter:

CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

1 Features • 20 LP-HCSL outputs with integrated 85-Ω output terminations • 8 hardware output enable (OE#) controls • Additive phase jitter after DB2000QL filter:

CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

文件：556.83 Kbytes Page：33 Pages

封装/外壳：80-VFLGA 裸露焊盘 包装：管件 描述：A 20-OUTPUT LP-HCSL CLOCK BUFFER 集成电路（IC） 时钟缓冲器，驱动器

封装/外壳：80-VFLGA 裸露焊盘 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：A 20-OUTPUT LP-HCSL CLOCK BUFFER 集成电路（IC） 时钟缓冲器，驱动器

CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

文件：556.83 Kbytes Page：33 Pages

Military Ethernet to Serial, GPIO Unit

PRODUCT DESCRIPTION The MILTECH™ 2000 is a MIL-STD rugged, military grade Ethernet to Serial Terminal Server. Developed for portable military and harsh environment applications, the MILTECH 2000 features mechanical packaging enhancements designed for MIL-STD-810F airborne and ground environm

2000 Electrician?셲 Duct Tape

文件：15.94 Kbytes Page：2 Pages

Snubber Capacitors Oil-Filled, Metallic Case for Snubber Applications

文件：107.33 Kbytes Page：1 Pages

Single, Dual, Triple Output DC/DC Converter

文件：260.11 Kbytes Page：3 Pages

InfiniiVision 2000 X-Series Oscilloscopes

文件：2.274 Mbytes Page：24 Pages