High-Speed CMOS Logic Dual Synchronous Counters

Features • Positive or Negative Edge Triggering • Synchronous Internal Carry Propagation • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wide Operating Temperature Range . . . -5

封装/外壳：16-DIP（0.300"，7.62mm） 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC DUAL BINARY UP-COUNTER 16DIP 集成电路（IC） 计数器，除法器

High Speed CMOS Logic Dual Synchronous Counters

文件：45.14 Kbytes Page：8 Pages

High-Speed CMOS Logic Dual Synchronous Counters

文件：280.27 Kbytes Page：13 Pages

High-Speed CMOS Logic Dual Synchronous Counters

文件：468.11 Kbytes Page：17 Pages

High-Speed CMOS Logic Dual Synchronous Counters

Features • Positive or Negative Edge Triggering • Synchronous Internal Carry Propagation • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wide Operating Temperature Range . . . -5

High-Speed CMOS Logic Dual Synchronous Counters

文件：468.11 Kbytes Page：17 Pages

High-Speed CMOS Logic Dual Synchronous Counters

文件：280.27 Kbytes Page：13 Pages

Dual 4-bit synchronous binary counter

Dual 4-bit synchronous binary counter

1. General description The 74HC4520; 74HCT4520 are dual 4-bit internally synchronous binary counters with two clock inputs (nCP0 and nCP1). They have buffered outputs from all 4 bit positions (nQ0 to nQ3) and an asynchronous master reset input (nMR). The counter advances on the LOW-to-HIGH tran

Dual 4-bit synchronous binary counter

GENERAL DESCRIPTION The 74HC/HCT4520 are high-speed Si-gate CMOS devices and are pin compatible with the “4520” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT4520 are dual 4-bit internally synchronous binary counters with an active HIGH clock inp

Dual 4-bit synchronous binary counter

1. General description The 74HC4520; 74HCT4520 are dual 4-bit internally synchronous binary counters with two clock inputs (nCP0 and nCP1). They have buffered outputs from all 4 bit positions (nQ0 to nQ3) and an asynchronous master reset input (nMR). The counter advances on the LOW-to-HIGH tran

High Speed CMOS Logic Dual Synchronous Counters

文件：45.14 Kbytes Page：8 Pages