High Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets

Description The Harris CD74HC123, CD74HCT123, CD74HC423 and CD74HCT423 are dual monostable multivibrators with resets. They are all retriggerable and differ only in that the 123 types can be triggered by a negative to positive reset pulse; whereas the 423 types do not have this feature. An exte

High-Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets

Features • Overriding Reset Terminates Output Pulse • Triggering From the Leading or Trailing Edge • Q and Q Buffered Outputs • Separate Resets • Wide Range of Output-Pulse Widths • Schmitt Trigger on Both A and B Inputs • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . .

High-Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets

Features • Overriding Reset Terminates Output Pulse • Triggering From the Leading or Trailing Edge • Q and Q Buffered Outputs • Separate Resets • Wide Range of Output-Pulse Widths • Schmitt Trigger on Both A and B Inputs • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . .

High-Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets

文件：511.88 Kbytes Page：19 Pages

High-Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets

文件：541.83 Kbytes Page：19 Pages

High-Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets

文件：359.1 Kbytes Page：17 Pages

High Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets

文件：56.56 Kbytes Page：8 Pages

High-Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets

文件：363 Kbytes Page：16 Pages

封装/外壳：16-DIP（0.300"，7.62mm） 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC MULTIVIBRATOR 25NS 16DIP 集成电路（IC） 多谐振荡器

High-Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets

Features • Overriding Reset Terminates Output Pulse • Triggering From the Leading or Trailing Edge • Q and Q Buffered Outputs • Separate Resets • Wide Range of Output-Pulse Widths • Schmitt Trigger on Both A and B Inputs • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . .

High-Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets

Features • Overriding Reset Terminates Output Pulse • Triggering From the Leading or Trailing Edge • Q and Q Buffered Outputs • Separate Resets • Wide Range of Output-Pulse Widths • Schmitt Trigger on Both A and B Inputs • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . .

High-Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets

文件：359.1 Kbytes Page：17 Pages

High-Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets

文件：541.83 Kbytes Page：19 Pages

High-Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets

文件：511.88 Kbytes Page：19 Pages

Dual retriggerable monostable multivibrator with reset

GENERAL DESCRIPTION The 74HC/HCT123 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • DC triggered from active HIGH or active LOW inputs • Retriggerable for very long

Dual retriggerable monostable multivibrator with reset

Dual retriggerable monostable multivibrator with reset

1. General description The 74HC123; 74HCT123 is a dual retriggerable monostable multivibrator with reset. The basic output pulse width is programmed by selection of external components (REXT and CEXT). Once triggered this basic pulse width may be extended by retriggering either of the edge trig

Dual retriggerable monostable multivibrator with reset

GENERAL DESCRIPTION The 74HC/HCT123 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • DC triggered from active HIGH or active LOW inputs • Retriggerable for very long

Dual retriggerable monostable multivibrator with reset

GENERAL DESCRIPTION The 74HC/HCT123 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • DC triggered from active HIGH or active LOW inputs • Retriggerable for very long