丝印代码：CD74HC4520E；High-Speed CMOS Logic Dual Synchronous Counters

Features • Positive or Negative Edge Triggering • Synchronous Internal Carry Propagation • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wide Operating Temperature Range . . . -5

丝印代码：CD74HC4520E；High-Speed CMOS Logic Dual Synchronous Counters

Features • Positive or Negative Edge Triggering • Synchronous Internal Carry Propagation • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wide Operating Temperature Range . . . -5

High-Speed CMOS Logic Dual Synchronous Counters

文件：468.11 Kbytes Page：17 Pages

High Speed CMOS Logic Dual Synchronous Counters

文件：45.14 Kbytes Page：8 Pages

High-Speed CMOS Logic Dual Synchronous Counters

文件：280.27 Kbytes Page：13 Pages

封装/外壳：16-DIP（0.300"，7.62mm） 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC DUAL BINARY UP-COUNTER 16DIP 集成电路（IC） 计数器，除法器

High-Speed CMOS Logic Dual Synchronous Counters

文件：280.27 Kbytes Page：13 Pages

High Speed CMOS Logic Dual Synchronous Counters

文件：45.14 Kbytes Page：8 Pages

Dual 4-bit synchronous binary counter

GENERAL DESCRIPTION The 74HC/HCT4520 are high-speed Si-gate CMOS devices and are pin compatible with the “4520” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT4520 are dual 4-bit internally synchronous binary counters with an active HIGH clock inp

HC4518 DUAL DECADE COUNTER HC4520 DUAL 4 BIT BINARY COUNTER

DESCRIPTION The M54/74HC4518/4520 are high speed CMOS DUAL 4 BIT BINARY COUNTERS fabricated in silicon gate C2MOS technology. They have the same high speed performance of LSTTL combined with true CMOS low power consumption. .HIGH SPEED fMAX= 55 MHz (TYP.) at VCC=5V .LOW POWER DISSI

DUAL 4-BIT BINALY COUNTER

The TC74HC4520A is high speed CMOS DUAL BCD/4-BIT BINARY COUNTER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. Since it contains two independent counter circuits in one package, c