High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State

文件：374.02 Kbytes Page：17 Pages

High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State

文件：520.39 Kbytes Page：20 Pages

High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State

文件：550.25 Kbytes Page：20 Pages

封装/外壳：16-SOIC（0.154"，3.90mm 宽） 功能：主复位 包装：卷带（TR） 描述：IC FF D-TYPE SNGL 4BIT 16SOIC 集成电路（IC） 触发器

High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State

文件：520.39 Kbytes Page：20 Pages

High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State

文件：550.25 Kbytes Page：20 Pages

High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State

文件：520.39 Kbytes Page：20 Pages

High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State

文件：550.25 Kbytes Page：20 Pages

High Speed CMOS Logic Quad D-Type Flip-Flop, Three-State

文件：57.51 Kbytes Page：10 Pages

High Speed CMOS Logic Quad D-Type Flip-Flop, Three-State

文件：57.51 Kbytes Page：10 Pages

Quad D-type flip-flop; positive-edge trigger; 3-state

GENERAL DESCRIPTION The 74HC/HCT173 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT173 are 4-bit parallel load registers with clock enable control, 3-state buffered outputs (

Quad D-type flip-flop; positive-edge trigger; 3-state

GENERAL DESCRIPTION The 74HC/HCT173 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT173 are 4-bit parallel load registers with clock enable control, 3-state buffered outputs (

QUAD D-TYPE REGISTER 3-STATE

DESCRIPTION The M54/74HC173 is ahigh speedCMOSQUADDTYPE REGISTER (3-STATE) fabricated in silicon gate C2MOS technology. ■ HIGH SPEED fMAX = 73 MHz (TYP.) at VCC = 5 V ■ LOW POWER DISSIPATION ICC = 4 µA (MAX.) at TA = 25 °C ■ HIGH NOISE IMMUNITY VNIH = VNIL = 28 VCC (MIN.)