CDx4HC32 Quadruple 2-Input OR Gates

1 Features • Buffered inputs • Wide operating voltage range: 2 V to 6 V • Wide operating temperature range: –55°C to +125°C • Supports fanout up to 10 LSTTL loads • Significant power reduction compared to LSTTL logic ICs 2 Applications • User fewer inputs to monitor error signals • Com

军用 4 通道、2 输入、2V 至 6V 或门

High Speed CMOS Logic Quad 2-Input OR Gate

文件：35.62 Kbytes Page：6 Pages

High-Speed CMOS Logic Quad 2-Input OR Gate

文件：269.38 Kbytes Page：11 Pages

High-Speed CMOS Logic Quad 2-Input OR Gate

文件：413.27 Kbytes Page：13 Pages

CDx4HC32 Quadruple 2-Input OR Gates

1 Features • Buffered inputs • Wide operating voltage range: 2 V to 6 V • Wide operating temperature range: –55°C to +125°C • Supports fanout up to 10 LSTTL loads • Significant power reduction compared to LSTTL logic ICs 2 Applications • User fewer inputs to monitor error signals • Com

丝印代码：8404501CA；CDx4HC32 Quadruple 2-Input OR Gates

1 Features • Buffered inputs • Wide operating voltage range: 2 V to 6 V • Wide operating temperature range: –55°C to +125°C • Supports fanout up to 10 LSTTL loads • Significant power reduction compared to LSTTL logic ICs 2 Applications • User fewer inputs to monitor error signals • Com

丝印代码：8404501CA；CDx4HC32 Quadruple 2-Input OR Gates

1 Features • Buffered inputs • Wide operating voltage range: 2 V to 6 V • Wide operating temperature range: –55°C to +125°C • Supports fanout up to 10 LSTTL loads • Significant power reduction compared to LSTTL logic ICs 2 Applications • User fewer inputs to monitor error signals • Com

High-Speed CMOS Logic Quad 2-Input OR Gate

文件：413.27 Kbytes Page：13 Pages

High-Speed CMOS Logic Quad 2-Input OR Gate

文件：413.27 Kbytes Page：13 Pages

High-Speed CMOS Logic Quad 2-Input OR Gate

文件：269.38 Kbytes Page：11 Pages

High Speed CMOS Logic Quad 2-Input OR Gate

文件：35.62 Kbytes Page：6 Pages

Quad 2-Input OR Gate

The MC74VHC32 is an advanced high speed CMOS 2−input OR gate fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation. The internal circuit is composed of three stages, including a buffer

High Speed CMOS Logic

文件：762.42 Kbytes Page：5 Pages

High Speed CMOS Logic

文件：761.01 Kbytes Page：5 Pages

High Speed CMOS Logic

文件：757.09 Kbytes Page：5 Pages

High Speed CMOS Logic

文件：759.83 Kbytes Page：5 Pages