PCIX I/O System Clock Generator with EMI Control Features

Features • Dedicated clock buffer power pins for reduced noise, crosstalk and jitter • Input clock frequency of 25 MHz to 33.3 MHz • Output frequencies of XINx1, XINx2, XINx3 and XINx4 • Output grouped in two banks of five clocks each • One REF XIN clock output • SMBus clock control interfac

丝印代码：AF00；28 V/7 A Smart Motor Module

General Description The AOZ9530QV is an integrated half-bridge gate driver with smart functions. The device includes one half-bridge gate driver, capable of driving high-side and low-side N-channel MOSFETs. Using two AOZ9530QV for single phase motor driver and three AOZ9530QV for three phase

MACHINE SCREW PAN PHILLIPS 10-32

文件：130.87 Kbytes Page：1 Pages

4 CML Output, Low Jitter Clock Generator

文件：979.91 Kbytes Page：41 Pages

4 CML Output, Low Jitter Clock Generator

文件：979.91 Kbytes Page：41 Pages