512 k 횞 8 NONVOLATILE SRAM (5 V, 3.3 V)

文件：359.66 Kbytes Page：15 Pages

512 k 횞 8 NONVOLATILE SRAM (5 V, 3.3 V)

文件：359.66 Kbytes Page：15 Pages

512 k 횞 8 NONVOLATILE SRAM (5 V, 3.3 V)

文件：345.63 Kbytes Page：16 Pages

512 k 횞 8 NONVOLATILE SRAM (5 V, 3.3 V)

文件：359.66 Kbytes Page：15 Pages

封装/外壳：32-DIP 模块（0.610"，15.49mm） 包装：托盘 描述：IC NVSRAM 4MBIT PAR 32DIP MODULE 集成电路（IC） 存储器

CMOS Dual 4-Stage Static Shift Register With Serial Input/Parallel Output

Description CD4015BMS consists of two identical, independent, 4-stage serial-input/parallel output registers. Each register has independent CLOCK and RESET inputs as well as a single serial DATA input. “Q” outputs are available from each of the four stages on both registers. All register stages

EPDM Snap-In Liquid Tight Bushings

文件：95.85 Kbytes Page：1 Pages

EPDM Snap-In Liquid Tight Bushings

文件：95.85 Kbytes Page：1 Pages

EC Directives Models)

文件：373.43 Kbytes Page：51 Pages

compact and economical surface-acoustic wave ( SAW ) filter

文件：85.35 Kbytes Page：3 Pages