2A Sink/Source Bus Termination Regulator

 GENERAL DESCRIPTION The AX1250ES is a simple, cost-effective and high-speed linear regulator designed to generate termination voltage in double data rate (DDR) memory system to comply with the JEDEC SSTL_2 and SSTL_18 or other specific interfaces such as HSTL, SCSI-2 and SCSI-3 etc. devices req

[Bus Termination Regulator]

2A Sink/Source Bus Termination Regulator

 GENERAL DESCRIPTION The AX1250ES is a simple, cost-effective and high-speed linear regulator designed to generate termination voltage in double data rate (DDR) memory system to comply with the JEDEC SSTL_2 and SSTL_18 or other specific interfaces such as HSTL, SCSI-2 and SCSI-3 etc. devices req

Original Strain Relief Bushings

文件：104.39 Kbytes Page：1 Pages

Single Chip Low Cost Low Power RF-Transmitter

文件：882.2 Kbytes Page：50 Pages

SUPER HEAVY DUTY

文件：147.04 Kbytes Page：2 Pages

Heyco짰 Original Strain Relief Bushings

文件：105.91 Kbytes Page：1 Pages

Interconnection Cord with Appliance Outlet For low voltage, Straight

文件：258.3 Kbytes Page：2 Pages