ADN2812ACP价格

参考价格:¥459.7687

型号:ADN2812ACPZ 品牌:Analog 备注:这里有ADN2812ACP多少钱,2025年最近7天走势,今日出价,今日竞价,ADN2812ACP批发/采购报价,ADN2812ACP行情走势销售排行榜,ADN2812ACP报价。
型号 功能描述 生产厂家 企业 LOGO 操作
ADN2812ACP

Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp

GENERAL DESCRIPTION The ADN2812 provides the receiver functions of quantization, signal level detect, and clock and data recovery for continuous data rates from 12.3 Mb/s to 2.7 Gb/s. The ADN2812 automatically locks to all data rates without the need for an external reference clock or programming

AD

亚德诺

Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp

GENERAL DESCRIPTION The ADN2812 provides the receiver functions of quantization, signal level detect, and clock and data recovery for continuous data rates from 12.3 Mb/s to 2.7 Gb/s. The ADN2812 automatically locks to all data rates without the need for an external reference clock or programming

AD

亚德诺

Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp

FEATURES Serial data input: 12.3 Mb/s to 2.7 Gb/s Exceeds SONET requirements for jitter transfer/ generation/tolerance Quantizer sensitivity: 6 mV typical Adjustable slice level: ±100 mV Patented clock recovery architecture Loss of signal (LOS) detect range: 3 mV to 15 mV Independent slice

AD

亚德诺

Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp

GENERAL DESCRIPTION The ADN2812 provides the receiver functions of quantization, signal level detect, and clock and data recovery for continuous data rates from 12.3 Mb/s to 2.7 Gb/s. The ADN2812 automatically locks to all data rates without the need for an external reference clock or programming

AD

亚德诺

Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp

GENERAL DESCRIPTION The ADN2812 provides the receiver functions of quantization, signal level detect, and clock and data recovery for continuous data rates from 12.3 Mb/s to 2.7 Gb/s. The ADN2812 automatically locks to all data rates without the need for an external reference clock or programming

AD

亚德诺

Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp

FEATURES Serial data input: 12.3 Mb/s to 2.7 Gb/s Exceeds SONET requirements for jitter transfer/ generation/tolerance Quantizer sensitivity: 6 mV typical Adjustable slice level: ±100 mV Patented clock recovery architecture Loss of signal (LOS) detect range: 3 mV to 15 mV Independent slice

AD

亚德诺

Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery

GENERAL DESCRIPTION The ADN2812 provides the receiver functions of quantization, signal level detect, and clock and data recovery for continuous data rates from 12.3 Mb/s to 2.7 Gb/s. The ADN2812 automatically locks to all data rates without the need for an external reference clock or programming

AD

亚德诺

Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery

GENERAL DESCRIPTION The ADN2812 provides the receiver functions of quantization, signal level detect, and clock and data recovery for continuous data rates from 12.3 Mb/s to 2.7 Gb/s. The ADN2812 automatically locks to all data rates without the need for an external reference clock or programming

AD

亚德诺

Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp

FEATURES Serial data input: 12.3 Mb/s to 2.7 Gb/s Exceeds SONET requirements for jitter transfer/ generation/tolerance Quantizer sensitivity: 6 mV typical Adjustable slice level: ±100 mV Patented clock recovery architecture Loss of signal (LOS) detect range: 3 mV to 15 mV Independent slice

AD

亚德诺

Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp

FEATURES Serial data input: 12.3 Mb/s to 2.7 Gb/s Exceeds SONET requirements for jitter transfer/ generation/tolerance Quantizer sensitivity: 6 mV typical Adjustable slice level: ±100 mV Patented clock recovery architecture Loss of signal (LOS) detect range: 3 mV to 15 mV Independent slice

AD

亚德诺

Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery

GENERAL DESCRIPTION The ADN2812 provides the receiver functions of quantization, signal level detect, and clock and data recovery for continuous data rates from 12.3 Mb/s to 2.7 Gb/s. The ADN2812 automatically locks to all data rates without the need for an external reference clock or programming

AD

亚德诺

封装/外壳:32-WFQFN 裸露焊盘,CSP 包装:散装 描述:IC CLOCK/DATA RECOVERY 32LFCSP 集成电路(IC) 应用特定时钟/定时

AD

亚德诺

封装/外壳:32-WFQFN 裸露焊盘,CSP 包装:托盘 描述:IC CLOCK/DATA RECOVERY 32LFCSP 集成电路(IC) 应用特定时钟/定时

AD

亚德诺

4/6 Wire Ststems Dectectors

2800 Series 4/6 Wire Ststems Dectectors

SYSTEMSENSOR

Systemsensor advanced ideas.

174 MHz lowpass filter

文件:48.8 Kbytes Page:2 Pages

KR

Side cutter - tapered head

文件:1.54249 Mbytes Page:2 Pages

Weller

ADN2812ACP产品属性

  • 类型

    描述

  • 型号

    ADN2812ACP

  • 制造商

    Analog Devices

  • 功能描述

    IC CLOCK/DATA RECOVERY

更新时间:2025-9-29 11:52:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
ADI
23+
LFCSP32
8560
受权代理!全新原装现货特价热卖!
AD
23+
QFN
6000
原装正品假一罚百!可开增票!
Analog
25+
25000
原厂原包 深圳现货 主打品牌 假一赔百 可开票!
ADI
24+
LFCSP-32
3600
原装进口现货,百分之百原装,假一赔十
ADI/亚德诺
23+
TRAY
3000
只做原装正品,假一赔十
ADI(亚德诺)
2511
LFCSP-32-WQ(5x5)
9550
电子元器件采购降本 30%!盈慧通原厂直采,砍掉中间差价
ADI/亚德诺
24+
QFN
73
原厂授权代理 价格绝对优势
ADI/亚德诺
23+
32LFCSP
9560
专业配单保证原装正品假一罚十
ADI
24+
LFCSP32
8000
只做自己库存,全新原装进口正品假一赔百,可开13%增
ADI
23+
AA
583
一级代理,专注军工、汽车、医疗、工业、新能源、电力

ADN2812ACP芯片相关品牌

ADN2812ACP数据表相关新闻

  • ADMV8432ACPZ

    ADMV8432ACPZ

    2021-10-19
  • ADN4604ASVZ

    ADN4604ASVZ,全新.当天发货0755-82732291当天发货或门市自取. QQ:1755232575 /QQ:1157611585,微信号:87680558.

    2021-5-24
  • ADN2819ACPZ

    ADN2819ACPZ

    2021-5-21
  • ADMV8432ACPZ

    ADMV8432ACPZ

    2020-12-18
  • ADMV8420ACPZ

    ADMV8420ACPZ

    2020-12-18
  • ADN2850-非易失性内存,双通道1024可编程电阻器的位置

    ADN2850提供双通道,数字控制的可编程resistors2分辨率1024个职位。这些设备作为一个机械的执行相同的电子调节功能变阻器具有增强的分辨率,固态可靠性,出色的低温度系数性能。 ADN2850的通用编程允许通过一个标准的串行接口16模式的操作和调整,包括便笺簿编程,内存存储和检索,递增/递减,日志锥度调整,雨刮器设置回读,和额外的用户定义EEMEM1。的ADN2850的另一个主要特点是,实际公差存储在EEMEM。实际的全面的阻力因此被称为,这是宝贵的匹配容差和校准。在便笺簿中的编程模式,具体设置可以直接编程RDAC2寄存器,设置阻力W和B的终端之间的RDAC寄存器也可以载入以前存储在

    2012-12-12