ADC368x 18-bit 0.5 to 65-MSPS Low Noise Ultra-low Power Dual Channel ADC

1 Features • Dual channel ADC • 18-bit 10, 25, 65 MSPS ADC • Noise floor: -160 dBFS/Hz • Low power and optimized power scaling: 53 mW/ch (10 MSPS) to 94 mW/ch (65 MSPS) • Latency: 1-2 clock cycles • 18-bit, no missing codes • INL/DNL: ±7/ ±0.7 LSB (typical) • Reference: external or intern

ADC368x 18-bit 0.5 to 65-MSPS Low Noise Ultra-low Power Dual Channel ADC

1 Features • Dual channel ADC • 18-bit 10, 25, 65 MSPS ADC • Noise floor: -160 dBFS/Hz • Low power and optimized power scaling: 53 mW/ch (10 MSPS) to 94 mW/ch (65 MSPS) • Latency: 1-2 clock cycles • 18-bit, no missing codes • INL/DNL: ±7/ ±0.7 LSB (typical) • Reference: external or intern

ADC368x 18-bit 0.5 to 65-MSPS Low Noise Ultra-low Power Dual Channel ADC

文件：4.43597 Mbytes Page：73 Pages

ADC368x 18-bit 0.5 to 65-MSPS Low Noise Ultra-low Power Dual Channel ADC

文件：5.01183 Mbytes Page：75 Pages

ADC368x 18-bit 0.5 to 65-MSPS Low Noise Ultra-low Power Dual Channel ADC

文件：5.03782 Mbytes Page：75 Pages

双通道、18 位、10MSPS、低噪声、超低功耗、低延迟 ADC

ADC368x 18-bit 0.5 to 65-MSPS Low Noise Ultra-low Power Dual Channel ADC

1 Features • Dual channel ADC • 18-bit 10, 25, 65 MSPS ADC • Noise floor: -160 dBFS/Hz • Low power and optimized power scaling: 53 mW/ch (10 MSPS) to 94 mW/ch (65 MSPS) • Latency: 1-2 clock cycles • 18-bit, no missing codes • INL/DNL: ±7/ ±0.7 LSB (typical) • Reference: external or intern

丝印代码：AZ3681；ADC368x 18-bit 0.5 to 65-MSPS Low Noise Ultra-low Power Dual Channel ADC

1 Features • Dual channel ADC • 18-bit 10, 25, 65 MSPS ADC • Noise floor: -160 dBFS/Hz • Low power and optimized power scaling: 53 mW/ch (10 MSPS) to 94 mW/ch (65 MSPS) • Latency: 1-2 clock cycles • 18-bit, no missing codes • INL/DNL: ±7/ ±0.7 LSB (typical) • Reference: external or intern

ADC368x 18-bit 0.5 to 65-MSPS Low Noise Ultra-low Power Dual Channel ADC

1 Features • Dual channel ADC • 18-bit 10, 25, 65 MSPS ADC • Noise floor: -160 dBFS/Hz • Low power and optimized power scaling: 53 mW/ch (10 MSPS) to 94 mW/ch (65 MSPS) • Latency: 1-2 clock cycles • 18-bit, no missing codes • INL/DNL: ±7/ ±0.7 LSB (typical) • Reference: external or intern

ADC368x 18-bit 0.5 to 65-MSPS Low Noise Ultra-low Power Dual Channel ADC

1 Features • Dual channel ADC • 18-bit 10, 25, 65 MSPS ADC • Noise floor: -160 dBFS/Hz • Low power and optimized power scaling: 53 mW/ch (10 MSPS) to 94 mW/ch (65 MSPS) • Latency: 1-2 clock cycles • 18-bit, no missing codes • INL/DNL: ±7/ ±0.7 LSB (typical) • Reference: external or intern

丝印代码：AZ3681；ADC368x 18-bit 0.5 to 65-MSPS Low Noise Ultra-low Power Dual Channel ADC

1 Features • Dual channel ADC • 18-bit 10, 25, 65 MSPS ADC • Noise floor: -160 dBFS/Hz • Low power and optimized power scaling: 53 mW/ch (10 MSPS) to 94 mW/ch (65 MSPS) • Latency: 1-2 clock cycles • 18-bit, no missing codes • INL/DNL: ±7/ ±0.7 LSB (typical) • Reference: external or intern

ADC368x 18-bit 0.5 to 65-MSPS Low Noise Ultra-low Power Dual Channel ADC

1 Features • Dual channel ADC • 18-bit 10, 25, 65 MSPS ADC • Noise floor: -160 dBFS/Hz • Low power and optimized power scaling: 53 mW/ch (10 MSPS) to 94 mW/ch (65 MSPS) • Latency: 1-2 clock cycles • 18-bit, no missing codes • INL/DNL: ±7/ ±0.7 LSB (typical) • Reference: external or intern

Nylon PCB Supports - Stackable Self-Retaining Spacers

文件：108.03 Kbytes Page：1 Pages

Precision Potentiometer

文件：172.21 Kbytes Page：2 Pages

36V, 2A, 2.8MHz Step-Down Switching Regulator with Integrated Power Schottky Diode

文件：372.35 Kbytes Page：24 Pages

3680 Family - Precision Potentiometer

文件：178.77 Kbytes Page：2 Pages

Precision Potentiometer

文件：123.48 Kbytes Page：2 Pages