MACHINE SCREW PAN PHILLIPS 10-32

文件：130.87 Kbytes Page：1 Pages

Wire Protector Terminal Blocks

文件：113.09 Kbytes Page：1 Pages

包装：散装 描述：MACH SCREW BINDING SLOTTED 10-32 五金件，紧固件，配件 螺丝，螺栓

丝印代码：94260E；N-channel 60 V, 42 m廓 logic level MOSFET in LFPAK33

文件：725.63 Kbytes Page：13 Pages

Cavity Bandpass Filter

Features/Benefits  Type N-F Connectors  Made in U.S.A.

Ceramic Bandpass Filter

Features/Benefits  Ceramic Filter  Low Cost  Low Profile  Made in U.S.A.

包装：袋 描述：MRX-P (INCH SIZES), ADJUSTABLE H 盒子，外壳，机架 手柄

排针

排针

排针

N-Channel Enhancement Mode Field Effect Transistor

FEATURES ● 20V, 10A, RDS(ON) = 13.5mΩ @VGS = 4.5V. RDS(ON) = 17mΩ @VGS = 2.5V. ● Super high dense cell design for extremely low RDS(ON). ● High power and current handing capability. ● Surface Mount Package.

Low-Voltage, Dual Supply, Low rON, Quad SPST Analog Switches

DESCRIPTION The DG9424, DG9425, DG9426 are low voltage precision monolithic quad single-pole-single-throw analog switches. FEATURES • 2.7 V thru 12 V single supply or ± 3 thru ± 6 dual supply • On-resistance - RDS(on): 1.7 Ω • Fast switching - tON: 42 ns - tOFF: 28 ns • TTL, CMOS compatible

Low-Voltage, Dual Supply, Low rON, Quad SPST Analog Switches

DESCRIPTION The DG9424, DG9425, DG9426 are low voltage precision monolithic quad single-pole-single-throw analog switches. FEATURES • 2.7 V thru 12 V single supply or ± 3 thru ± 6 dual supply • On-resistance - RDS(on): 1.7 Ω • Fast switching - tON: 42 ns - tOFF: 28 ns • TTL, CMOS compatible

Single N-Channel, 2.5V Specified MOSFET

General Description This N-Channel 2.5V specified MOSFET is produced using Fairchild Semiconductor’s high cell density DMOS technology process that has been especially tailored to minimize on-state resistance and yet maintain low gate charge for superior switching performance. These devices have

MULTISYNC ON-SCREEN DISPLAY FOR MONITOR

DESCRIPTION TheSTV9425/25B/26is an ONSCREENDISPLAY for monitor. It is built as a slave peripheral connected to a host MCU via a serial I2C bus. It includes a display memory, controls all the display attributes and generates pixels from the data read in its on chip memory. The line PLL and a speci