Low SKEW, 1-to-11 Differential-to-3.3V LVPECL Clock Multiplier / Zero Delay Buffer

FEATURES • Eleven differential 3.3V LVPECL outputs • Differential reference clock input pair • REF_CLK, nREF_CLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL • Maximum output frequency: 700MHz • Maximum reference clock input frequency: 200MHz • V

Low Skew, 1-to-11 Differential-to-3.3V LVPECL Clock Multiplier / Zero Delay Buffer

The 8731-01 is a low voltage, low skew, 1-to-11 Differential-to-3.3V LVPECL Clock Multiplier/Zero Delay Buffer. With output frequencies up to 700MHz the 8731-01 is targeted at high performance clock applications. Along with a fully integrated PLL the 8731- 01 contains frequency configurable, differe ·Eleven differential 3.3V LVPECL outputs\n·Differential reference clock input pair\n·REF_CLK, nREF_CLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL\n·Maximum output frequency: 700MHz\n·Maximum reference clock input frequency: 200MHz\n·VCO range: 250MHz - ;

Differential reference clock input pair

文件：255.65 Kbytes Page：17 Pages