丝印代码：ICS714004DIL；FemtoClock® Zero Delay Buffer/ Clock Generator for PCI Express™ and Ethernet

Features • Four 0.7V differential HCSL output pairs, individually selectable for 100MHz or 125MHz for PCIe and Ethernet applications • One differential clock input pair CLK, nCLK can accept the following differential input levels: LVPECL, LVDS, M-LVDS, LVHSTL, HCSL • One M-LVDS I/O pair (MLV

封装/外壳：40-VFQFN 裸露焊盘 包装：卷带（TR） 描述：IC CLOCK GENERATOR SMD 集成电路（IC） 时钟发生器，PLL，频率合成器

丝印代码：ICS714004DIL；FemtoClock® Zero Delay Buffer/ Clock Generator for PCI Express™ and Ethernet

Features • Four 0.7V differential HCSL output pairs, individually selectable for 100MHz or 125MHz for PCIe and Ethernet applications • One differential clock input pair CLK, nCLK can accept the following differential input levels: LVPECL, LVDS, M-LVDS, LVHSTL, HCSL • One M-LVDS I/O pair (MLV

FemtoClock® Zero Delay Buffer/ Clock Generator for PCI Express™ and Ethernet

Features • Four 0.7V differential HCSL output pairs, individually selectable for 100MHz or 125MHz for PCIe and Ethernet applications • One differential clock input pair CLK, nCLK can accept the following differential input levels: LVPECL, LVDS, M-LVDS, LVHSTL, HCSL • One M-LVDS I/O pair (MLV

Output frequency range

文件：443.05 Kbytes Page：31 Pages