12 Bit, 2-to-1, 3.3V, 2.5V LVPECL Clock Buffer

Features • Twelve, 2-to-1 multiplexers with LVPECL outputs • Selectable differential CLKx, nCLKx input pairs • CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL • Maximum output frequency: 700MHz • Individual select control for each multiplex

LVPECL Clock Buffer

文件：358.36 Kbytes Page：20 Pages

包装：散装 描述：B302-7X10-WK-T-EYE WASH 标签，标志，护栏，标识 标签，贴纸，贴标 - 预印

包装：散装 描述：B302-7X10-WK-T-EYE WASH 标签，标志，护栏，标识 标签，贴纸，贴标 - 预印

12 Bit, 2-to-1, 3.3V, 2.5V LVPECL Clock Buffer

12 Bit, 2-to-1, 3.3V, 2.5V LVPECL Clock Buffer

Features • Twelve, 2-to-1 multiplexers with LVPECL outputs • Selectable differential CLKx, nCLKx input pairs • CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL • Maximum output frequency: 700MHz • Individual select control for each multiplex

12 Bit, 2-to-1, 3.3V, 2.5V LVPECL Clock Buffer

Features • Twelve, 2-to-1 multiplexers with LVPECL outputs • Selectable differential CLKx, nCLKx input pairs • CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL • Maximum output frequency: 700MHz • Individual select control for each multiplex

LVPECL Clock Buffer

文件：358.36 Kbytes Page：20 Pages

时钟缓冲器 2:1 LVPECL MUX

LVPECL Clock Buffer

文件：358.36 Kbytes Page：20 Pages