Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

General Description The VCX16601 is an 18-bit universal bus transceiver which combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes. Features ■ 1.4V to 3.6V VCC supply operation ■ 3.6V tolerant inputs and outputs ■ tPD (A to B, B to A)

Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

General Description The VCX16601 is an 18-bit universal bus transceiver which combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes. Features ■ 1.4V to 3.6V VCC supply operation ■ 3.6V tolerant inputs and outputs ■ tPD (A to B, B to A)

Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

General Description The VCX16601 is an 18-bit universal bus transceiver which combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes. Features ■ 1.4V to 3.6V VCC supply operation ■ 3.6V tolerant inputs and outputs ■ tPD (A to B, B to A)

Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

General Description The VCX16601 is an 18-bit universal bus transceiver which combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes. Features ■ 1.4V to 3.6V VCC supply operation ■ 3.6V tolerant inputs and outputs ■ tPD (A to B, B to A)

封装/外壳：56-TFSOP（0.240"，6.10mm 宽） 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：TXRX 18BIT UNIV BUS LV 56TSSOP 集成电路（IC） 通用总线功能

封装/外壳：56-TFSOP（0.240"，6.10mm 宽） 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：TXRX 18BIT UNIV BUS LV 56TSSOP 集成电路（IC） 通用总线功能

Low-Voltage 18-Bit Universal Bus Transceiver with 3.6-V Tolerant Inputs and Outputs

文件：230.18 Kbytes Page：13 Pages