Quad D-type flip-flop with reset; positive-edge trigger

GENERAL DESCRIPTION The 74HC/HCT175 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT175 have four edge-triggered, D-type flip-flops with individual D inputs and both Q and Q o

Quad D-type flip-flop with reset; positive-edge trigger

1. General description The 74HC175; 74HCT175 is a quad positive-edge triggered D-type flip-flop with individual data inputs (Dn) and complementary outputs (Qn and Qn). The common clock (CP) and master reset (MR) inputs load and reset all flip-flops simultaneously. The D-input that meets the set

Quad D-type flip-flop with reset; positive-edge trigger

FEATURES · Four edge-triggered D flip-flops · Output capability: standard · ICC category: MSI

Quad D-type flip-flop with reset; positive-edge trigger

1. General description The 74HC175; 74HCT175 is a quad positive-edge triggered D-type flip-flop with individual data inputs (Dn) and complementary outputs (Qn and Qn). The common clock (CP) and master reset (MR) inputs load and reset all flip-flops simultaneously. The D-input that meets the set

Quad D-type flip-flop with reset; positive-edge trigger

GENERAL DESCRIPTION The 74HC/HCT175 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT175 have four edge-triggered, D-type flip-flops with individual D inputs and both Q and Q o

Quad D-type flip-flop with reset; positive-edge trigger

1. General description The 74HC175-Q100; 74HCT175-Q100 are quad positive edge-triggered D-type flip-flops with individual data inputs (Dn) and both Qn and Qn outputs. The common clock (CP) and master reset (MR) inputs load and reset all flip-flops simultaneously. The D-input that meets the set-

封装/外壳：16-TSSOP（0.173"，4.40mm 宽） 功能：主复位 包装：管件 描述：IC FF D-TYPE SNGL 4BIT 16TSSOP 集成电路（IC） 触发器

Quad D-type flip-flop with reset; positive-edge trigger

文件：747.31 Kbytes Page：18 Pages

封装/外壳：16-TSSOP（0.173"，4.40mm 宽） 功能：主复位 包装：卷带（TR） 描述：IC FF D-TYPE SNGL 4BIT 16TSSOP 集成电路（IC） 触发器

Quad D-type flip-flop with reset; positive-edge trigger

GENERAL DESCRIPTION The 74HC/HCT175 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT175 have four edge-triggered, D-type flip-flops with individual D inputs and both Q and Q o

Quad D-type flip-flop with reset; positive-edge trigger

1. General description The 74HC175; 74HCT175 is a quad positive-edge triggered D-type flip-flop with individual data inputs (Dn) and complementary outputs (Qn and Qn). The common clock (CP) and master reset (MR) inputs load and reset all flip-flops simultaneously. The D-input that meets the set