3-to-8 line decoder/demultiplexer; inverting

3-to-8 line decoder/demultiplexer inverting

3-to-8 line decoder/demultiplexer; inverting

1. General description The 74HC138; 74HCT138 decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive outputs (Y0 to Y7). The device features three enable inputs (E1, E2 and E3). Every output will be HIGH unless E1 and E2 are LOW and E3 is HIGH. This multiple ena

3-to-8 line decoder/demultiplexer; inverting

3-to-8 line decoder/demultiplexer; inverting

3-to-8 line decoder/demultiplexer; inverting

GENERAL DESCRIPTION The 74HC/HCT138 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Demultiplexing capability • Multiple input enable for easy expansion • Ideal for memory

3 TO 8 LINE DECODER DEMULTIPLEXER

Description The 74HC138 is a high speed CMOS device. The device accepts a three bit binary weighted address on input pins A0, A1 and A2 and when enabled will produce one active low output with the remaing seven being high. There are two active LOW enable inputs E1 and E2, and one active HIGH en

3-to-8 line decoder/demultiplexer inverting

3-to-8 Line Decoder/Demultiplexer; Inverting

文件：229.08 Kbytes Page：5 Pages

1?뭥f?? Decoder/ Demultiplexer High?뭁erformance Silicon?묰ate CMOS

文件：140.61 Kbytes Page：9 Pages

3-to-8 line decoder/demultiplexer; inverting

3-to-8 line decoder/demultiplexer; inverting

1. General description The 74HC138-Q100; 74HCT138-Q100 decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive outputs (Y0 to Y7). The device features three enable inputs (E1, E2 and E3). Every output will be HIGH unless E1 and E2 are LOW and E3 is HIGH. This m

封装/外壳：16-VFQFN 裸露焊盘 包装：管件 描述：IC DECODER/DEMUX 1X3:8 16DHVQFN 集成电路（IC） 信号开关，多路复用器，解码器

3-to-8 line decoder/demultiplexer; inverting

封装/外壳：16-VFQFN 裸露焊盘 包装：卷带（TR） 描述：IC DECODER/DEMUX 1X3:8 16DHVQFN 集成电路（IC） 信号开关，多路复用器，解码器