Quad 2-input NOR gate

DESCRIPTION The 74AHC/AHCT02 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A. The 74AHC/AHCT02 provides the Quad 2-input OR function. FEATURES • ESD protection: HBM EIA/JESD22-A114-

Quad 2-input NOR gate

Quad 2-input NOR gate

1. General description The 74AHC02; 74AHCT02 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function. 2. Features and benefits • Balance

Quad 2-input NOR gate

Quad 2-input NOR gate

1. General description The 74AHC02; 74AHCT02 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function. 2. Features and benefits • Balance

Quad 2-input NOR gate

Quad 2-input NOR gate

DESCRIPTION The 74AHC/AHCT02 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A. The 74AHC/AHCT02 provides the Quad 2-input OR function. FEATURES • ESD protection: HBM EIA/JESD22-A114-

Quad 2-input NOR gate

DESCRIPTION The 74AHC/AHCT02 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A. The 74AHC/AHCT02 provides the Quad 2-input OR function. FEATURES • ESD protection: HBM EIA/JESD22-A114-

封装/外壳：14-TSSOP（0.173"，4.40mm 宽） 包装：管件 描述：IC GATE NOR 4CH 2-INP 14TSSOP 集成电路（IC） 门和反相器

Quad 2-input NOR gate

Automotive product qualification in accordance with AEC-Q100

文件：717.71 Kbytes Page：15 Pages

封装/外壳：14-TSSOP（0.173"，4.40mm 宽） 包装：卷带（TR） 描述：IC GATE NOR 4CH 2-INP 14TSSOP 集成电路（IC） 门和反相器

Quad 2-input NOR gate

1. General description The 74AHC02; 74AHCT02 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function. 2. Features and benefits • Balance

Quad 2-input NOR gate