DUAL 4-INPUT SCHMITT TRIGGER

文件：63.03 Kbytes Page：3 Pages

双4输入与非斯密特触发器

DUAL 4-INPUT SCHMITT TRIGGER

Low Power Schottky Logic

Features: Demultiplexing capability Multiple Input Enables for parallel expansion Active Low Mutually Exclusive Outputs Input Clamp Diodes Limit High Speed Termination Effects Full Military Temperature Range. Direct drop-in replacement for obsolete components in long term programs.

1-OF-8 DECODER/ DEMULTIPLEXER

The LSTTL/MSI SN54/74LS138 is a high speed 1-of-8 Decoder/Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel ex pansion to a 1-of-24 decoder using just three LS138 devices or to a 1-of-32 decoder using

Low Power Schottky Logic

Features: Demultiplexing capability Multiple Input Enables for parallel expansion Active Low Mutually Exclusive Outputs Input Clamp Diodes Limit High Speed Termination Effects Full Military Temperature Range. Direct drop-in replacement for obsolete components in long term programs.

13-INPUT NAND GATE

文件：52.39 Kbytes Page：2 Pages

13-INPUT NAND GATE

文件：52.39 Kbytes Page：2 Pages

13-INPUT NAND GATE

文件：52.39 Kbytes Page：2 Pages

13-INPUT NAND GATE

文件：52.39 Kbytes Page：2 Pages

QUAD 2-INPUT EXCLUSIVE-OR GATE WITH OPEN-COLLECTOR OUTPUTS

文件：52.67 Kbytes Page：2 Pages

QUAD 2-INPUT EXCLUSIVE-OR GATE WITH OPEN-COLLECTOR OUTPUTS

QUAD 2-INPUT EXCLUSIVE-OR GATE WITH OPEN-COLLECTOR OUTPUTS

文件：52.67 Kbytes Page：2 Pages

QUAD 2-INPUT EXCLUSIVE-OR GATE WITH OPEN-COLLECTOR OUTPUTS

文件：52.67 Kbytes Page：2 Pages

Low Power Schottky Logic

文件：350.76 Kbytes Page：4 Pages

Decoders/Demultiplexers

文件：165.29 Kbytes Page：8 Pages

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

文件：691.22 Kbytes Page：17 Pages

Decoders/Demultiplexers

文件：165.29 Kbytes Page：8 Pages

Decoders/Demultiplexers

文件：165.29 Kbytes Page：8 Pages

Decoders/Demultiplexers

文件：165.29 Kbytes Page：8 Pages

Decoders/Demultiplexers

文件：165.29 Kbytes Page：8 Pages

Decoders/Demultiplexers

文件：165.29 Kbytes Page：8 Pages

Decoders/Demultiplexers

文件：165.29 Kbytes Page：8 Pages

Decoders/Demultiplexers

文件：165.29 Kbytes Page：8 Pages

Decoders/Demultiplexers

文件：165.29 Kbytes Page：8 Pages

Decoders/Demultiplexers

文件：165.29 Kbytes Page：8 Pages

Decoders/Demultiplexers

文件：165.29 Kbytes Page：8 Pages

Decoders/Demultiplexers

文件：165.29 Kbytes Page：8 Pages

DUAL 4-INPUT SCHMITT TRIGGER

文件：63.03 Kbytes Page：3 Pages

DUAL 4-INPUT SCHMITT TRIGGER

文件：63.03 Kbytes Page：3 Pages

DUAL 4-INPUT SCHMITT TRIGGER

文件：63.03 Kbytes Page：3 Pages

SCHMITT TRIGGERS DUAL GATE/HEX INVERTER

The SN54LS/74LS13 and SN54LS/74LS14 contain logic gates/inverters which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Additionally, they have greater noise m