型号 功能描述 生产厂家&企业 LOGO 操作
K4H510438

512MbB-dieDDRSDRAMSpecification

KeyFeatures •VDD:2.5V±0.2V,VDDQ:2.5V±0.2VforDDR266,333 •VDD:2.6V±0.1V,VDDQ:2.6V±0.1VforDDR400 •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe[DQS](x4,x8)&[L(U)DQS](x16) •Fourbanksoperation •Differentialcl

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

512MbB-dieDDRSDRAMSpecification

KeyFeatures •VDD:2.5V±0.2V,VDDQ:2.5V±0.2VforDDR266,333 •VDD:2.6V±0.1V,VDDQ:2.6V±0.1VforDDR400 •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe[DQS](x4,x8)&[L(U)DQS](x16) •Fourbanksoperation •Differentialcl

SamsungSamsung Group

三星三星半导体

Samsung

512MbB-dieDDRSDRAMSpecification

KeyFeatures •VDD:2.5V±0.2V,VDDQ:2.5V±0.2VforDDR266,333 •VDD:2.6V±0.1V,VDDQ:2.6V±0.1VforDDR400 •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe[DQS](x4,x8)&[L(U)DQS](x16) •Fourbanksoperation •Differentialcl

SamsungSamsung Group

三星三星半导体

Samsung

512MbB-dieDDRSDRAMSpecification

KeyFeatures •VDD:2.5V±0.2V,VDDQ:2.5V±0.2VforDDR266,333 •VDD:2.6V±0.1V,VDDQ:2.6V±0.1VforDDR400 •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe[DQS](x4,x8)&[L(U)DQS](x16) •Fourbanksoperation •Differentialcl

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

512MbB-dieDDRSDRAMSpecification

KeyFeatures •VDD:2.5V±0.2V,VDDQ:2.5V±0.2VforDDR266,333 •VDD:2.6V±0.1V,VDDQ:2.6V±0.1VforDDR400 •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe[DQS](x4,x8)&[L(U)DQS](x16) •Fourbanksoperation •Differentialcl

SamsungSamsung Group

三星三星半导体

Samsung

512MbB-dieDDRSDRAMSpecification

KeyFeatures •VDD:2.5V±0.2V,VDDQ:2.5V±0.2VforDDR266,333 •VDD:2.6V±0.1V,VDDQ:2.6V±0.1VforDDR400 •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe[DQS](x4,x8)&[L(U)DQS](x16) •Fourbanksoperation •Differentialcl

SamsungSamsung Group

三星三星半导体

Samsung

512MbB-dieDDRSDRAMSpecification

KeyFeatures •VDD:2.5V±0.2V,VDDQ:2.5V±0.2VforDDR266,333 •VDD:2.6V±0.1V,VDDQ:2.6V±0.1VforDDR400 •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe[DQS](x4,x8)&[L(U)DQS](x16) •Fourbanksoperation •Differentialcl

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

DDRSDRAMProductGuide

ConsumerMemory

SamsungSamsung Group

三星三星半导体

Samsung

512MbD-dieDDRSDRAMSpecification

KeyFeatures •VDD:2.5V±0.2V,VDDQ:2.5V±0.2VforDDR266,333 •VDD:2.6V±0.1V,VDDQ:2.6V±0.1VforDDR400 •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe[DQS](x4,x8)&[L(U)DQS](x16) •Fourbanksoperation •Dif

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

512MbD-dieDDRSDRAMSpecification

KeyFeatures •VDD:2.5V±0.2V,VDDQ:2.5V±0.2VforDDR266,333 •VDD:2.6V±0.1V,VDDQ:2.6V±0.1VforDDR400 •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe[DQS](x4,x8)&[L(U)DQS](x16) •Fourbanksoperation •Dif

SamsungSamsung Group

三星三星半导体

Samsung

512MbD-dieDDRSDRAMSpecification

KeyFeatures •VDD:2.5V±0.2V,VDDQ:2.5V±0.2VforDDR266,333 •VDD:2.6V±0.1V,VDDQ:2.6V±0.1VforDDR400 •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe[DQS](x4,x8)&[L(U)DQS](x16) •Fourbanksoperation •Dif

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

ConsumerMemory

SDRAMProductGuide MemoryDivision November2007

SamsungSamsung Group

三星三星半导体

Samsung

512MbF-dieDDRSDRAMSpecification

ConsumerMemory

SamsungSamsung Group

三星三星半导体

Samsung

512MbF-dieDDRSDRAMSpecification

ConsumerMemory

SamsungSamsung Group

三星三星半导体

Samsung

512MbF-dieDDRSDRAMSpecification

ConsumerMemory

SamsungSamsung Group

三星三星半导体

Samsung

512MbG-dieDDRSDRAMSpecification

GeneralDescription TheK4H510438G/K4H510838G/K4H511638Gis536,870,912bitsofdoubledataratesynchronousDRAMorganizedas4x33,554,432/4x16,777,216/4x8,388,608wordsby4/8/16bits,fabricatedwithSAMSUNG′shighperformanceCMOStechnology.SynchronousfeatureswithDataStrobeal

SamsungSamsung Group

三星三星半导体

Samsung

ConsumerMemory

SDRAMProductGuide MemoryDivision November2007

SamsungSamsung Group

三星三星半导体

Samsung

512MbG-dieDDRSDRAMSpecification

GeneralDescription TheK4H510438G/K4H510838G/K4H511638Gis536,870,912bitsofdoubledataratesynchronousDRAMorganizedas4x33,554,432/4x16,777,216/4x8,388,608wordsby4/8/16bits,fabricatedwithSAMSUNG′shighperformanceCMOStechnology.SynchronousfeatureswithDataStrobeal

SamsungSamsung Group

三星三星半导体

Samsung

512MbG-dieDDRSDRAMSpecification

GeneralDescription TheK4H510438G/K4H510838G/K4H511638Gis536,870,912bitsofdoubledataratesynchronousDRAMorganizedas4x33,554,432/4x16,777,216/4x8,388,608wordsby4/8/16bits,fabricatedwithSAMSUNG′shighperformanceCMOStechnology.SynchronousfeatureswithDataStrobeal

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

128MbDDRSDRAM

Features •Double-data-ratearchitecture;twodatatransfersperclockcycle •Bidirectionaldatastrobe(DQS) •Fourbanksoperation •Differentialclockinputs(CKandCK) •DLLalignsDQandDQStransitionwithCKtransition •MRScyclewithaddresskeyprograms -.Readlatency2,2.5(

SamsungSamsung Group

三星三星半导体

Samsung

512MbB-dieDDRSDRAMSpecification

文件:392.89 Kbytes Page:24 Pages

SamsungSamsung Group

三星三星半导体

Samsung

512MbB-dieDDRSDRAMSpecification

文件:392.89 Kbytes Page:24 Pages

SamsungSamsung Group

三星三星半导体

Samsung

512MbB-dieDDRSDRAMSpecification

文件:392.89 Kbytes Page:24 Pages

SamsungSamsung Group

三星三星半导体

Samsung

512MbB-dieDDRSDRAMSpecification

文件:392.89 Kbytes Page:24 Pages

SamsungSamsung Group

三星三星半导体

Samsung

512MbB-dieDDRSDRAMSpecification

文件:392.89 Kbytes Page:24 Pages

SamsungSamsung Group

三星三星半导体

Samsung

K4H510438产品属性

  • 类型

    描述

  • 型号

    K4H510438

  • 制造商

    SAMSUNG

  • 制造商全称

    Samsung semiconductor

  • 功能描述

    512Mb B-die DDR SDRAM Specification

更新时间:2024-5-13 15:19:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
SAMSUNG/三星
23+
TSOP-66
25500
授权代理直销,原厂原装现货,假一罚十,特价销售
SAMSUNG/三星
19+
BGA
12606
进口原装现货
SAMSUNG/三星
22+
FBGA
9600
原装现货,优势供应,支持实单!
SAMSUNG
2020+
原厂封装
3328
专营军工航天芯片,只做全新原装,价格超低!
SAMSUNG
23+
FBGAP/
8560
受权代理!全新原装现货特价热卖!
SAMSUNG
6000
面议
19
DIP/SMD
SAMSUNG/三星
23+
TSOP-66
89630
当天发货全新原装现货
SAMSUNG
18+
FBGA60
85600
保证进口原装可开17%增值税发票
SAMSUNG
22+
TSOP-66
8000
原装正品支持实单
Samsung
ROHS
56520
一级代理 原装正品假一罚十价格优势长期供货

K4H510438芯片相关品牌

  • EON
  • Fairchild
  • FRONTIER
  • GigaDevice
  • JAUCH
  • KEC
  • KEYSIGHT
  • LIGITEK
  • MINI
  • OMRON
  • QUALTEK
  • SENSITRON

K4H510438数据表相关新闻