Silicon NPN epitaxial planer transistor

For digital circuits ■ Features ● Costs can be reduced through downsizing of the equipment and reduction of the number of parts. ● SS-Mini type package, allowing automatic insertion through tape packing and magazine packing.

Silicon NPN epitaxial planer type

Silicon NPN epitaxial planer type For digital circuit ■ Features • Costs can be reduced through downsizing of the equipment and reduction of the number of parts. • SS-mini type package, allowing automatic insertion through tape packing.

Silicon NPN epitaxial planar type

Silicon NPN epitaxial planer type For digital circuit ■ Features • Costs can be reduced through downsizing of the equipment and reduction of the number of parts. • SS-mini type package, allowing automatic insertion through tape packing.

ADS921x Dual, Simultaneous Sampling, 18-Bit, 10-MSPS SAR ADC With Fully Differential ADC Input Driver

1 Features • High-speed, 10-MSPS/ch sampling rate – ADS9218: 10 MSPS/ch – ADS9217: 5 MSPS/ch • 2-channel, simultaneous sampling • Feature integration: – Integrated ADC driver – Integrated precision reference – Common-mode voltage output buffer • High-performance – 18-bit no missing codes

ADS921x Dual, Simultaneous-Sampling, 18-Bit, 20MSPS SAR ADC With Fully Differential ADC Input Driver

1 Features • High-speed and low-power: – ADS9219: 20MSPS/ch, 187mW/ch – ADS9218: 10MSPS/ch, 146mW/ch – ADS9217: 5MSPS/ch, 95mW/ch • 2-channel, simultaneous sampling • Feature integration: – Integrated ADC driver – Integrated precision reference – Common-mode voltage output buffer • High

ADS921x Dual, Simultaneous-Sampling, 18-Bit, 20MSPS SAR ADC With Fully Differential ADC Input Driver

1 Features • High-speed and low-power: – ADS9219: 20MSPS/ch, 187mW/ch – ADS9218: 10MSPS/ch, 146mW/ch – ADS9217: 5MSPS/ch, 95mW/ch • 2-channel, simultaneous sampling • Feature integration: – Integrated ADC driver – Integrated precision reference – Common-mode voltage output buffer • High

LVPECL Output

文件：141.14 Kbytes Page：2 Pages

HIGH SENSITIVITY CMOS HALL-EFFECT LATCH

文件：427.25 Kbytes Page：14 Pages