位置:SN74ACT2229DW.A > SN74ACT2229DW.A详情

SN74ACT2229DW.A中文资料

厂家型号

SN74ACT2229DW.A

文件大小

309.35Kbytes

页面数量

16

功能描述

DUAL 64 × 1, DUAL 256 × 1 FIRST-IN, FIRST-OUT MEMORIES

数据手册

下载地址一下载地址二到原厂下载

生产厂商

TI2

SN74ACT2229DW.A数据手册规格书PDF详情

Dual Independent FIFOs Organized as:

64 Words by 1 Bit Each – SN74ACT2227

256 Words by 1 Bit Each – SN74ACT2229

Free-Running Read and Write Clocks Can

Be Asynchronous or Coincident on Each

FIFO

Input-Ready Flags Synchronized to Write

Clocks

Output-Ready Flags Synchronized to Read

Clocks

Half-Full and Almost-Full/Almost-Empty

Flags

Support Clock Frequencies up to 60 MHz

Access Times of 9 ns

3-State Data Outputs

Low-Power Advanced CMOS Technology

Packaged in 28-Pin SOIC Package

description

The SN74ACT2227 and SN74ACT2229 are dual FIFOs suited for a wide range of serial-data buffering

applications including elastic stores for frequencies up to OC-1 telecommunication rates. Each FIFO on the chip

is arranged as 64 × 1 (SN74ACT2227) or 256 × 1 (SN74ACT2229) and has control signals and status flags for

independent operation. Output flags for each FIFO include input ready (1IR or 2IR), output ready (1OR or 2OR),

half full (1HF or 2HF), and almost full/almost empty (1AF/AE or 2AF/AE).

Serial data is written into a FIFO on the low-to-high transition of the write-clock (1WRTCLK or 2WRTCLK) input

when the write-enable (1WRTEN or 2WRTEN) input and input-ready flag (1IR or 2IR) output are both high.

Serial data is read from a FIFO on the low-to-high transition of the read-clock (1RDCLK or 2RDCLK) input when

the read-enable (1RDEN or 2RDEN) input and output-ready flag (1OR or 2OR) output are both high. The read

and write clocks of a FIFO can be asynchronous to one another. A FIFO data output (1Q or 2Q) is in the

high-impedance state when its output-enable (1OE or 2OE) input is low.

Each input-ready flag (1IR or 2IR) is synchronized by two flip-flop stages to its write clock (1WRTCLK or

2WRTCLK), and each output-ready flag (1OR or 2OR) is synchronized by three flip-flop stages to its read clock

(1RDCLK or 2RDCLK). This multistage synchronization ensures reliable flag-output states when data is written

and read asynchronously.

A half-full flag (1HF or 2HF) is high when the number of bits stored in its FIFO is greater than or equal to half

the depth of the FIFO. An almost-full/almost-empty flag (1AF/AE or 2AF/AE) is high when eight or fewer bits

are stored in its FIFO and when eight or fewer empty locations are left in the FIFO. A bit present on the data

output is not stored in the FIFO.

The SN74ACT2227 and SN74ACT2229 are characterized for operation from –40°C to 85°C.

For more information on this device family, see the application report FIFOs With a Word Width of One Bit

(literature number SCAA006).

更新时间:2025-11-4 17:04:00
供应商 型号 品牌 批号 封装 库存 备注 价格
TexasInstruments
18+
ICDUAL256X1FIFOMEM28-SOI
6800
公司原装现货/欢迎来电咨询!
Texas Instruments
24+
28-SOIC
53200
一级代理/放心采购
TI(德州仪器)
2447
SOIC-28
315000
1000个/圆盘一级代理专营品牌!原装正品,优势现货,
TI
25+
SOP-28
1000
就找我吧!--邀您体验愉快问购元件!
TI(德州仪器)
2021+
SOIC-28
499
TI
22+
28SOIC
9000
原厂渠道,现货配单
TI(德州仪器)
24+
SOIC28
7350
现货供应,当天可交货!免费送样,原厂技术支持!!!
TI(德州仪器)
24+
SOIC28
2181
原装现货,免费供样,技术支持,原厂对接
TI(德州仪器)
24+
SOIC-28
690000
代理渠道/支持实单/只做原装
24+
N/A
73000
一级代理-主营优势-实惠价格-不悔选择