位置:CDCLVP1204_V01 > CDCLVP1204_V01详情
CDCLVP1204_V01中文资料
CDCLVP1204_V01数据手册规格书PDF详情
1 Features
1• 2:4 Differential Buffer
• Selectable Clock Inputs Through Control Terminal
• Universal Inputs Accept LVPECL, LVDS, and
LVCMOS/LVTTL
• Four LVPECL Outputs
• Maximum Clock Frequency: 2 GHz
• Maximum Core Current Consumption: 45 mA
• Very Low Additive Jitter: <100 fs, RMS in 10-kHz
to 20-MHz Offset Range:
– 57 fs, RMS (typical) at 122.88 MHz
– 48 fs, RMS (typical) at 156.25 MHz
– 30 fs, RMS (typical) at 312.5 MHz
• 2.375-V to 3.6-V Device Power Supply
• Maximum Propagation Delay: 450 ps
• Maximum Output Skew: 15 ps
• LVPECL Reference Voltage, VAC_REF, Available
for Capacitive-Coupled Inputs
• Industrial Temperature Range: –40°C to +85°C
• Supports 105°C PCB Temperature (Measured at
Thermal Pad)
• ESD Protection Exceeds 2 kV (HBM)
2 Applications
• Wireless Communications
• Telecommunications/Networking
• Medical Imaging
• Test and Measurement Equipment
3 Description
The CDCLVP1204 is a highly versatile, low additive
jitter buffer that can generate four copies of LVPECL clock outputs from one of two selectable LVPECL,
LVDS, or LVCMOS inputs for a variety of
communication applications. It has a maximum clock
frequency up to 2 GHz. The CDCLVP1204 features
an on-chip multiplexer (MUX) for selecting one of two inputs that can be easily configured solely through a
control terminal. The overall additive jitter
performance is less than 0.1 ps, RMS from 10 kHz to
20 MHz, and overall output skew is as low as 15 ps,
making the device a perfect choice for use in demanding applications.
The CDCLVP1204 clock buffer distributes one of two selectable clock inputs (IN0, IN1) to four pairs of
differential LVPECL clock outputs (OUT0, OUT3) with
minimum skew for clock distribution. The
CDCLVP1204 can accept two clock sources into an input multiplexer. The inputs can be LVPECL, LVDS,
or LVCMOS/LVTTL.
The CDCLVP1204 is specifically designed for driving 50-Ω transmission lines. When driving the inputs in
single-ended mode, the LVPECL bias voltage
(VAC_REF) must be applied to the unused negative
input terminal. However, for high-speed performance
up to 2 GHz, differential mode is strongly
recommended.
The CDCLVP1204 is characterized for operation from
–40°C to +85°C.
| 供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
24+ |
N/A |
47000 |
一级代理-主营优势-实惠价格-不悔选择 |
||||
TI/德州仪器 |
23+ |
QFN |
50000 |
全新原装正品现货,支持订货 |
|||
TI |
25+ |
QFN |
8880 |
原装认准芯泽盛世! |
|||
TI |
11+ |
QFN |
79 |
一级代理,专注军工、汽车、医疗、工业、新能源、电力 |
|||
TI/德州仪器 |
24+ |
QFN |
79 |
只供应原装正品 欢迎询价 |
|||
22+ |
5000 |
||||||
TI |
23+ |
QFN |
5000 |
全新原装,支持实单,非诚勿扰 |
|||
TI |
23+ |
QFN |
3200 |
公司只做原装,可来电咨询 |
|||
TI/德州仪器 |
24+ |
NA/ |
79 |
优势代理渠道,原装正品,可全系列订货开增值税票 |
|||
TI/德州仪器 |
23+ |
QFN |
6500 |
专注配单,只做原装进口现货 |
CDCLVP1204_V01 资料下载更多...
CDCLVP1204_V01 芯片相关型号
- 1.5KE250A
- 13013B
- ADS5294_V01
- CGA5H2C0G2A
- DSC6312ME3AB-001.0000B
- DSC6312ME3AB-001.0000T
- DSC6312ME3BB-001.0000B
- DSC6312ME3BB-001.0000T
- DX3MB210STP5IW-XCL
- DX3MB210STP5IW-XDL
- DX3MB210STP5IW-XNH
- DX3MB210STP5IW-XNL
- DX3MB210STP5IW-XNN
- DX3MB210STP5IW-XPV
- DX3MB210STP5IW-XRH
- DX3MB210STP5IW-XX1
- DX3MB210STP5IW-XX2
- DX5MB205ST1IW-XDL
- ERA.2E.902.CLK
- ERA.2E.903.CLK
- PEK115NDH
- PEK230NDH
- PEK460NDH
- Y100136-A802DB-E
- Y100136-A802DG-E
- Y100136-A802D-Q-E
- Y100136-A802LB-E
- Y100136-A802LG-E
- Y100136-A802L-Q-E
- Y100136-A802-NG-E
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
