位置:TS555MP > TS555MP详情
TS555MP中文资料
TS555MP数据手册规格书PDF详情
DESCRIPTION
The TS555 is a single CMOS timer which offers very low consumption (Icc(TYP) TS555 = 100µA Icc(TYP) NE555 = 3mA) and high frequency (f(max.) TS555 = 2.7MHz - f(max.) NE555 = 0.1 MHz) Thus, either in Monostable or Astable mode, timing remains very accurate.
The TS555provides reduced supply current spikes during output transitions, which enables the use of lower decoupling capacitors compared to those required by bipolar NE555.
Timing capacitors can also be minimized due to high input impedance (1012 Ω).
■ VERY LOW POWER CONSUMPTION :
■ 100µA typ at VCC = 5V
■ HIGH MAXIMUM ASTABLE FREQUENCY 2.7MHz
■ PIN-TO-PIN AND FUNCTIONALLY COMPATIBLE WITH BIPOLAR NE555
■ VOLTAGE RANGE : +2V to +18V
■ HIGH OUTPUT CURRENT CAPABILITY
■ SUPPLY CURRENT SPIKES REDUCED DURING OUTPUT TRANSITIONS
■ HIGH INPUT IMPEDANCE : 1012 Ω
■ OUTPUT COMPATIBLE WITH TTL,CMOS AND LOGIC MOS
TS555MP 资料下载更多...
TS555MP 芯片相关型号
STMICROELECTRONICS相关芯片制造商
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107
- P108
- P109
- P110
