位置:SL4049B > SL4049B详情
SL4049B中文资料
SL4049B数据手册规格书PDF详情
The SL4049B is inverting hex buffers and feature logic-level conversion using only one supply (voltage (VCC). The input-signal high level (VIH) can exceed the VCC supply voltage when these devices are used for logic-level conversions. These devices are intended for use as CMOS to DTL/TTL converters.
• Operating Voltage Range: 3.0 to 18 V
• Maximum input current of 1 mA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
• Noise margin (over full package temperature range):
0.5 V min @ 5.0 V supply
1.0 V min @ 10.0 V supply
1.0 V min @ 15.0 V supply
• High-to-low level conversion
SL4049B产品属性
- 类型
描述
- 型号
SL4049B
- 制造商
SLS
- 制造商全称
System Logic Semiconductor
- 功能描述
Hex Buffer/Converter
SL4049B 资料下载更多...
SL4049B 芯片相关型号
- MI-PC2Y3-IW
- MI-PC6Z3-IW
- MI-QC23R-MXY
- MI-QC2TM-MXY
- MI-QC2VM-MXY
- MI-QC2ZM-MXY
- MI-QC62M-MXY
- MI-QC63R-MXY
- MI-QC6KR-MXY
- MI-QC6PR-MXY
- RH5RE46AC-RF
- RN5VS19AC-TR
- SL386N
- SL393D
- SL393N
- SL4001BD
- SL4015BD
- SL4023BN
- SL4029B
- SL4043BD
- SL4049BD
- SL4052B
- SL4069UBD
- SL4093BD
- SL4518B
- SL4518BN
- SL494N
- SPX2931CM1
- SPX2931CU-3.5
- SPX2946U5-5.0
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107
- P108
- P109
- P110
