1GHz Precision, LVPECL 첨3, 첨5 Clock Divider with Fail-Safe Input and Internal Termination

General Description The SY89228U is a precision, low jitter 1GHz ÷3, ÷5 clock divider with an LVPECL output. A unique FailSafe Input (FSI) protection prevents metastable output conditions when the input clock voltage swing drops significantly below 100mV or input is removed. Features • Accepts

Drivers and Receivers Products

The SY89228U is a precision, low jitter 1GHz ÷3, ÷5 clock divider with an LVPECL output. A unique Fail-Safe Input (FSI) protection prevents metastable output conditions when the input clock voltage swing drops significantly below 100mV or input is removed.The differential input includes Micrel's uni • Accepts a high-speed input and provides a precision ÷3 and ÷5 sub-rate, LVPECL output\n• Fail-Safe Input\n• Prevents oscillations when input is invalid\n• Guaranteed AC performance over temperature and supply voltage:\n• DC-to >1.0GHz throughput\n• <1500ps Propagation Delay (In-to-Q)\n• <270ps Ris;

1GHz Precision, LVPECL 첨3, 첨5 Clock Divider

文件：551.29 Kbytes Page：16 Pages

1GHz Precision, LVPECL 첨3, 첨5 Clock Divider with Fail-Safe Input and Internal Termination

General Description The SY89228U is a precision, low jitter 1GHz ÷3, ÷5 clock divider with an LVPECL output. A unique FailSafe Input (FSI) protection prevents metastable output conditions when the input clock voltage swing drops significantly below 100mV or input is removed. Features • Accepts

1GHz Precision, LVPECL 첨3, 첨5 Clock Divider with Fail-Safe Input and Internal Termination

General Description The SY89228U is a precision, low jitter 1GHz ÷3, ÷5 clock divider with an LVPECL output. A unique FailSafe Input (FSI) protection prevents metastable output conditions when the input clock voltage swing drops significantly below 100mV or input is removed. Features • Accepts

1GHz Precision, LVPECL 첨3, 첨5 Clock Divider

文件：551.29 Kbytes Page：16 Pages

封装/外壳：16-VFQFN 裸露焊盘 包装：管件 描述：IC CLK DIVIDER /3/5 LVPECL 16MLF 集成电路（IC） 时钟发生器，PLL，频率合成器

1GHz Precision, LVPECL 첨3, 첨5 Clock Divider

文件：551.29 Kbytes Page：16 Pages

封装/外壳：16-VFQFN 裸露焊盘 包装：卷带（TR） 描述：IC CLK DIVIDER /3/5 LVPECL 16MLF 集成电路（IC） 时钟发生器，PLL，频率合成器