3.3V DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR

DESCRIPTION The SY100EPT21L is a single, differential LVPECL to-LVTTL translator using a single +3.3V power supply. Because low voltage positive ECL (LVPECL) levels are used, only +3.3V and ground are required. The small outline 8-pin SOIC package and low-skew, single-gate design make the EPT21L

3.3V DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR

文件：115.25 Kbytes Page：6 Pages

Clock Management Design Using Low Skew and Low Jitter Devices

Why Do We Need Clock Management? Can you imagine the chaos in our world if our clocks or watches were not synchronized to Greenwich Mean Time? How would trains, buses, and airplanes run on schedule? The miniseries Longitude was the story of a man who made a major technological breakthrough by inv

Differential LVPECL to LVTTL Translator

3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator The MC100EPT21 is a Differential LVPECL/LVDS/CML to LVTTL/LVCMOS translator. Because LVPECL (Positive ECL), LVDS, and positive CML input levels and LVTTL/LVCMOS output levels are used, only +3.3 V and ground are required. The small outl

Differential LVPECL to LVTTL Translator

3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator The MC100EPT21 is a Differential LVPECL/LVDS/CML to LVTTL/LVCMOS translator. Because LVPECL (Positive ECL), LVDS, and positive CML input levels and LVTTL/LVCMOS output levels are used, only +3.3 V and ground are required. The small outl

3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator

文件：83.93 Kbytes Page：8 Pages

3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator

文件：83.93 Kbytes Page：8 Pages