PROGRAMMABLE DELAY CHIP

DESCRIPTION The SY10/100E195 are programmable delay chips (PDCs) designed primarily for clock de-skewing and timing adjustment. They provide variable delay of a differential ECL input transition. The delay section consists of a chain of gates organized as shown in the logic diagram. The first tw

PROGRAMMABLE DELAY CHIP

DESCRIPTION The SY10/100E195 are programmable delay chips (PDCs) designed primarily for clock de-skewing and timing adjustment. They provide variable delay of a differential ECL input transition. The delay section consists of a chain of gates organized as shown in the logic diagram. The first tw

PROGRAMMABLE DELAY CHIP

Description The MC10E/100E195 is a programmable delay chip (PDC) designed primarily for clock de-skewing and timing adjustment. It provides variable delay of a differential ECL input transition. The delay section consists of a chain of gates organized as shown in the logic symbol. The first two

5V ECL Programmable Delay Chip

文件：150.75 Kbytes Page：11 Pages

5V ECL Programmable Delay Chip

文件：150.75 Kbytes Page：11 Pages

5V ECL Programmable Delay Chip

文件：183.29 Kbytes Page：11 Pages

5V ECL Programmable Delay Chip

文件：150.75 Kbytes Page：11 Pages