OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

文件：528.82 Kbytes Page：12 Pages

OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

文件：110.98 Kbytes Page：6 Pages

Octal Bus Transceivers (with inverted 3-state outputs)/

Description This octal transceiver is designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timng. Features • LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility • High Speed Operation:

Octal Bus Transceivers (with inverted 3-state outputs)

Description This octal bus transceiver is designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing. Features • LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility • High Speed Operat

Octal Bus Transceivers (with inverted 3-state outputs)

Description This octal bus transceiver is designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing. Features • LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility • High Speed Operat

Octal Bus Transceivers (with inverted 3-state outputs)

Description This octal bus transceiver is designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing. Features • LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility • High Speed Operat