DUAL D-TYPE POSITIVE EDGE TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET

1FEATURES · Controlled Baseline – One Assembly Site – One Test Site – One Fabrication Site · Extended Temperature Performance of –55°C to 125°C · Enhanced Diminishing Manufacturing Sources (DMS) Support · Enhanced Product-Change Notification · Qualification Pedigree (1) · Wide Operating

SN74HC74-Q1 Automotive Qualified Dual D-Type Positive-Edge-Triggered Flip-Flops With Clear and Preset

1 Features 1• AEC-Q100 Qualified for automotive applications: – Device temperature grade 1: –40°C to +125°C, TA • Buffered inputs • Positive and negative input clamp diodes • Wide operating voltage range: 2 V to 6 V • Supports fanout up to 10 LSTTL loads • Significant power reduction compa

具有清零和预置端的增强型产品双路正边沿触发式 D 型触发器

DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET

文件：828.97 Kbytes Page：14 Pages

DUAL D-TYPE POSITIVE EDGE TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET

文件：600.08 Kbytes Page：12 Pages

Dual D Flip?묯lop with Set and Reset High?뭁erformance Silicon?묰ate CMOS

The 74HC74 is identical in pinout to the LS74. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. This device consists of two D flip−flops with individual Set, Reset, and Clock inputs. Information at a D−input is transferred

Dual D-type flip-flop with set and reset; positive-edge trigger

GENERAL DESCRIPTION The 74HC/HCT74 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Output capability: standard • ICC category: flip-flops

Dual D-type flip-flop with set and reset; positive edge-trigger

1. General description The 74HC74 and 74HCT74 are dual positive edge triggered D-type flip-flop. They have individual data (nD), clock (nCP), set (nSD) and reset (nRD) inputs, and complementary nQ and nQ outputs. Data at the nD-input, that meets the set-up and hold time requirements on the LOW-

High Speed CMOS Logic

文件：467.12 Kbytes Page：6 Pages

Dual D-type flip-flop with set and reset; positive edge-trigger

文件：175.47 Kbytes Page：21 Pages