QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

Controlled Baseline – One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of –55°C to 125°C Enhanced Diminishing Manufacturing Sources (DMS) Support Enhanced Product-Change Notification Qualification Pedigree† EPIC (Enhanced-Performance Implanted CMOS) Process

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

文件：437.54 Kbytes Page：9 Pages

封装/外壳：14-TSSOP（0.173"，4.40mm 宽） 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC BUF NON-INVERT 5.5V 14TSSOP 集成电路（IC） 缓冲器，驱动器，接收器，收发器

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

Controlled Baseline – One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of –55°C to 125°C Enhanced Diminishing Manufacturing Sources (DMS) Support Enhanced Product-Change Notification Qualification Pedigree† EPIC (Enhanced-Performance Implanted CMOS) Process

Quad buffer/line driver; 3-state

1. General description The 74AHC125; 74AHCT125 is a quad buffer/line driver with 3-state outputs controlled by the output enable inputs (nOE). A HIGH on nOE causes the outputs to assume a high impedance OFF-state. Inputs are overvoltage tolerant. This feature allows the use of these devices as

Quad buffer/line driver; 3-state

DESCRIPTION The 74AHC/AHCT125 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A. The 74AHC/AHCT125 are four non-inverting buffer/line drivers with 3-state outputs. The 3-state outputs (nY) a

Quad buffer/line driver; 3-state

Quad buffer/line driver; 3-state

QUADRUPLE 3-STATE BUFFERS OE LOW

文件：314.85 Kbytes Page：9 Pages