OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

文件：98.15 Kbytes Page：6 Pages

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

4.5-V to 5.5-V VCC Operation Inputs Accept Voltages to 5.5 V Max tpd of 11 ns at 5 V Inputs Are TTL-Voltage Compatible 3-State Inverting Outputs Drive Bus Lines Directly description/ordering information The ’ACT533 devices are octal transparent D-type latches with 3-state outputs. When t

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

文件：456.01 Kbytes Page：10 Pages

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

文件：456.01 Kbytes Page：10 Pages

封装/外壳：20-SSOP（0.209"，5.30mm 宽） 包装：卷带（TR） 描述：IC OCTAL D TRANSP LATCH 20-SSOP 集成电路（IC） 锁存器

封装/外壳：20-SSOP（0.209"，5.30mm 宽） 包装：卷带（TR） 描述：IC D-TYPE LATCH SGL 3-ST 20SSOP 集成电路（IC） 锁存器

Octal Transparent Latch with 3-STATE Outputs

General Description The ACT533 consists of eight latches with 3-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is low, the data satisfying the input timing requirements is latched. Data appears on the bus

Octal Transparent Latch with 3-STATE Outputs

General Description The ACT533 consists of eight latches with 3-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is low, the data satisfying the input timing requirements is latched. Data appears on the bus

Octal Transparent Latch with 3-STATE Outputs

General Description The ACT533 consists of eight latches with 3-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is low, the data satisfying the input timing requirements is latched. Data appears on the bus

Octal Transparent Latch with 3-STATE Outputs

General Description The ACT533 consists of eight latches with 3-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is low, the data satisfying the input timing requirements is latched. Data appears on the bus

OCTAL TRANSPARENT LATCH, 3-STATE

文件：233.95 Kbytes Page：8 Pages