PIN-CONTROLLED 1–711 MHZ JITTER CLEANING CLOCK

Features  Provides jitter attenuation for any clock frequency  One clock input / two clock outputs  Input/output frequency range: 1–711 MHz  Ultra low jitter: 300 fs (12 kHz–20 MHz) typical  Simple pin control interface  Selectable loop bandwidth for jitter attenuation: 60 Hz–8.4 k

Pin-Controlled 1_710 MHz Jitter Cleaning Clock

Description The Si5317 is a flexible 1:1 jitter cleaning clock for high-performance applications that require jitter attenuation without clock multiplication. The Si5317 accepts a single clock input ranging from 1 to 710 MHz and generates two low jitter clock outputs at the same frequency. The cl

功能：时钟发生器 包装：盒 描述：BOARD EVALUATION FOR SI5317 开发板，套件，编程器 评估和演示板及套件

Si5317 EVALUATION BOARD

文件：825.08 Kbytes Page：20 Pages

2.5 V to 5.5 V, 230uA, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5332/AD5333/AD5342/AD5343 are dual 8-, 10-, and 12-bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 230 µA at 3 V, and feature a power-down pin, PD that further reduces the current to 80 nA. These devices incorporate an on-chip output buffer that can dr

Variable Divided Voltage Generator for LCD Use?

Overview The LA5317M is a variable divided voltage generator IC for multiple drive of LCD matrix. Features • Power supply for variable bias LCD drive (1/5 to 1/20 bias available by on-chip resistances). • 5 operational amplifiers to deliver 5 voltage outputs. • Low current drain (1.6mA typ).

Single Phase Bridge Rectifier 8 Amp

Features: ● Low Forward Voltage Drop ● Surge Overload Rating: 200A (Peak) ● Mounting Hole Thru for #6 Screw

SONET/SDH Payload Extractor/Aligner for 9953 Mbit/s

FEATURES • Monolithic single channel STS-192/STM-64 or quad channel STS-48/STM-16 SONET/SDH Payload extractor/aligner. • Designed for use in interface applications operating at serial interface speeds of up to OC-192 rates: • single STS-192c (STM-64/ AU4-64c); • single STS-192 (STM-64/AU

2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs

文件：427.29 Kbytes Page：20 Pages