Features

• 28-bit 1:2 registered buffer with parity check functionality

• Supports SSTL_18 JEDEC specification on data inputs

and outputs

• Supports LVCMOS switching levels on CSGEN and

RESET inputs

• Low voltage operation: VDD = 1.7V to 1.9V

• Available in 176-ball LFBGA package